

- For an out-of-order superscalar processor, what are false dependencies on register names and what hardware technique is often used to remove them?
- Do you think exceptions cause more of a performance penalty in out-of-order or in-order processors and why?
- Are there any limitations of VLIW? Illustrate with examples?
- Modern superscalar processors are able to support hundreds of instructions “in-flight” at the same time and schedule instructions dynamically (i.e. support out-of-order execution). What advantages does dynamic scheduling offer when compared to an in-order superscalar processor?
- Vector instructions extensions are added to a small 32-bit microcontroller. The vector length is 128-bits. The register bank in the processor’s floating-point unit (32 x 32-bit single-precision registers) is reused for vector processing and eight 128-bit vector registers alias onto it. The processor can only issue a single instruction per cycle. It has a 32-bit wide memory datapath and a single 32-bit multiplier. What is the advantage of allowing many vector instructions to be able to access both vector registers and registers in the scalar register file? Describe one way in which a vector instruction-set extension may efficiently handle cases where the number of elements we wish to process is not a precise multiple of the maximum vector length supported in hardware?
- Identify all RAW, WAW, WAR dependencies in the loop shown below. Write down the dependencies within a single iteration only.

	<u>INSTRUCTION</u>
LOOP:	// upon entry into loop,
	// F0 = a (constant), F3 = 0, R1 = 0
I1	L.D F1, 0(R1) ;load X(i)
I2	MUL.D F2, F1, F0 ;multiply a*X(i)
I3	ADD.D F3, F3, F2 ;add a*X(i) to F3
I4	MUL.D F2, F1, F1 ;multiply X(i)*X(i)
I5	S.D F2, 0(R1) ;store to memory
I6	ADDI R1, R1, 8
I7	SGTI R2, R1, 800
I8	BEQZ R2, LOOP

- For the code given below, Using a branch history table with 2-bit saturating counters, **exactly how many mispredictions will there be?** Assume there are enough table entries to avoid conflicts. Assume the table entries are initially 0:

```
int code (void) {
    int i, j;
    int c = 0;
    i = 1;
loop:   j = 1;
loop2:  c = c + i + j;
        j++;
        if (j <= 7) goto loop2;
        i++;
        if (i <= 1000) goto loop;
        return c;
}
```

- ```
loop:
(1) add x1, x1, x2
(2) sw x5, (x2)
(3) addi x6, x6, x6
(4) beq x1, x2, loop
(5) sw x7, (x2)
(6) fadd f8, f8, f8
(7) beq x8, x7, loop
(8) lw x9, (x2)
```

- [illegible]

- Without branch prediction, how many cycles penalty do we incur? Next let's assume that we design a simple predictor that always predicts that a branch is not taken. Show the state of the ROB as soon as the first branch of our code (number 4) completes and the processor realizes that it mis-speculated, and what it should do to recover?