


Simulated cycles by SOFTWARE cache width, across database sizes



50-read workload. Green outline marks the lowest-cycle cache variant at each database size (4-way in every case). Cycles are the real-hardware-equivalent metric (cycles / clock frequency). Width shown = the SOFTWARE S2 lookup-cache's associativity. Real Luna HARDWARE cache is fixed throughout: L1d 48KB/12-way, L1i 32KB/8-way, L2 2MB/16-way, L3 105MB/15-way (96 cores/socket), 2.1GHz.