

Instructions MIPS

	Assembleur		Opération		Effet	Format
A r i t h m é t i q u e s / l o g i q u e s	Add	Rd, Rs, Rt	Add	<i>Overflow detection</i>	$Rd \leftarrow Rs + Rt$	R
	Sub	Rd, Rs, Rt	Subtract	<i>Overflow detection</i>	$Rd \leftarrow Rs - Rt$	R
	Addu	Rd, Rs, Rt	Add	<i>No Overflow</i>	$Rd \leftarrow Rs + Rt$	R
	Subu	Rd, Rs, Rt	Subtract	<i>No Overflow</i>	$Rd \leftarrow Rs - Rt$	R
	Addi	Rt, Rs, I	Add Immediate	<i>Overflow detection</i>	$Rt \leftarrow Rs + I$	I
	Addiu	Rt, Rs, I	Add Immediate	<i>No Overflow</i>	$Rt \leftarrow Rs + I$	I
	Or	Rd, Rs, Rt	Logical Or		$Rd \leftarrow Rs \text{ or } Rt$	R
	And	Rd, Rs, Rt	Logical And		$Rd \leftarrow Rs \text{ and } Rt$	R
	Xor	Rd, Rs, Rt	Logical Exclusive-Or		$Rd \leftarrow Rs \text{ xor } Rt$	R
	Nor	Rd, Rs, Rt	Logical Not Or		$Rd \leftarrow Rs \text{ nor } Rt$	R
	Ori	Rt, Rs, I	Or Immediate	<i>Unsigned immediate</i>	$Rt \leftarrow Rs \text{ or } I$	I
	Andi	Rt, Rs, I	And Immediate	<i>Unsigned immediate</i>	$Rt \leftarrow Rs \text{ and } I$	I
	Xori	Rt, Rs, I	Exclusive-Or Immediate	<i>Unsigned immediate</i>	$Rt \leftarrow Rs \text{ xor } I$	I
	Sllv	Rd, Rt, Rs	Shitf Left Logical Variable	<i>5 lsb of Rs is significant</i>	$Rd \leftarrow Rt \ll Rs$	R
	Srlv	Rd, Rt, Rs	Shitf Right Logical Variable	<i>5 lsb of Rs is significant</i>	$Rd \leftarrow Rt \gg Rs$	R
	Srav	Rd, Rt, Rs	Shitf Right Arithmetical Variable	<i>5 lsb of Rs is significant *with sign extension</i>	$Rd \leftarrow Rt \ggg Rs$	R
	Sll	Rd, Rt, sh	Shitf Left Logical		$Rd \leftarrow Rt \ll sh$	R
	Srl	Rd, Rt, sh	Shitf Right Logical		$Rd \leftarrow Rt \gg sh$	R
	Sra	Rd, Rt, sh	Shitf Right Arithmetical	<i>*with sign extension</i>	$Rd \leftarrow Rt \ggg sh$	R
	Lui	Rt, I	Load Upper Immediate	<i>16 lowers bits of Rt are set to zero</i>	$Rt \leftarrow -I \parallel "0000"$	I
	Slt	Rd, Rs, Rt	Set if Less Than		$Rd \leftarrow -1 \text{ if } Rs < Rt \text{ else } 0$	R
	Sltu	Rd, Rs, Rt	Set if Less Than Unsigned		$Rd \leftarrow -1 \text{ if } Rs < Rt \text{ else } 0$	R
	Slti	Rt, Rs, I	Set if Less Than Immediate	<i>Sign extended Immediate</i>	$Rt \leftarrow -1 \text{ if } Rs < I \text{ else } 0$	I
	Sltiu	Rt, Rs, I	Set if Less Than Immediate	<i>Unsigned Immediate</i>	$Rt \leftarrow -1 \text{ if } Rs < I \text{ else } 0$	I
	Mult	Rs, Rt	Multiply	<i>LO<-32 low significant bits HI<-32 high significant bits</i>	$Rs * Rt$	R
	Multu	Rs, Rt	Multiply Unsigned	<i>LO<-32 low significant bits HI<-32 high significant bits</i>	$Rs * Rt$	R
	Div	Rs, Rt	Divide	<i>LO<-Quotient HI<-Remainder</i>	Rs / Rt	R
	Divu	Rs, Rt	Divide Unsigned	<i>LO<-Quotient HI<-Remainder</i>	Rs / Rt	R
H I , L O	Mfhi	Rd	Move From HI		$Rd \leftarrow HI$	R
	Mflo	Rd	Move From LO		$Rd \leftarrow LO$	R
	Mthi	Rs	Move To HI		$HI \leftarrow Rs$	R
	Mtlo	Rs	Move To LO		$LO \leftarrow Rs$	R

L e c t u r e / é c r i t u r e m é m o i r e	Lw	Rt, I(Rs)	Load Word	Sign extended immediate	$Rt < -M(Rs+I)$	I
	Sw	Rt, I(Rs)	Store Word	Sign extended immediate	$M(Rs+I) < -Rt$	I
	Lh	Rt, I(Rs)	Load Half Word	Sign extended immediate. Two bytes from storage are located into the 2 less significant bytes of Rt. The sign of these 2 bytes is extended on the 2 most significant bytes.	$Rt < -M(Rs+I)$	I
	Lhu	Rt, I(Rs)	Load Half Word Unsigned	Sign extended immediate. Two bytes from storage are located into the 2 less significant bytes of Rt, others bytes are set to zero.	$Rt < -M(Rs+I)$	I
	Sh	Rt, I(Rs)	Store Half Word	Sign extended immediate/. The two less significant bytes of Rt are stored into the storage.	$M(Rs+I) < -Rt$	I
	Lb	Rt, I(Rs)	Load Byte	Sign extended immediate. One byte from storage is located into the less significant bytes of Rt. The sign of this byte is extended on the 3 most significant bytes.	$Rt < -M(Rs+I)$	I
	Lbu	Rt, I(Rs)	Load Byte Unsigned	Sign extended immediate. One byte from storage is located into the less significant bytes of Rt, others bytes are set to zero.	$Rt < -M(Rs+I)$	I
	Sb	Rt, I(Rs)	Store Byte	Sign extended immediate. The less significant byte of Rt is stored into the storage.	$M(Rs+I) < -Rt$	I
B r a n c h e m e n t s	Beq	Rs, Rt, label	Branch if Equal		$PC < -PC+4+(I*4)$ if $Rs=Rt$ $PC < -PC+4$ if $Rs \neq Rt$	I
	Bne	Rs, Rt, label	Branch if Not Equal		$PC < -PC+4+(I*4)$ if $Rs \neq Rt$ $PC < -PC+4$ if $Rs=Rt$	I
	Bgez	Rs, label	Branch if Greater or Equal Zero		$PC < -PC+4+(I*4)$ if $Rs \geq 0$ $PC < -PC+4$ if $Rs < 0$	I
	Bgtz	Rs, label	Branch if Greater Than Zero		$PC < -PC+4+(I*4)$ if $Rs > 0$ $PC < -PC+4$ if $Rs \leq 0$	I
	Blez	Rs, label	Branch if Less or Equal Zero		$PC < -PC+4+(I*4)$ if $Rs \leq 0$ $PC < -PC+4$ if $Rs > 0$	I
	Bltz	Rs, label	Branch if Less Than Zero		$PC < -PC+4+(I*4)$ if $Rs < 0$ $PC < -PC+4$ if $Rs \geq 0$	I
	Bgezal	Rs, label	Branch if Greater or Equal Zero And Link		$PC < -PC+4+(I*4)$ if $Rs \geq 0$ $PC < -PC+4$ if $Rs < 0$ $R31 < -PC+4$ in both cases	I
	Bltzal	Rs, label	Branch if Greater Than Zero And Link		$PC < -PC+4+(I*4)$ if $Rs < 0$ $PC < -PC+4$ if $Rs \geq 0$ $R31 < -PC+4$ in both cases	I
	J	Label	Jump		$PC < -PC \ 31:28 I*4$	J
	Jal	Label	Jump and Link		$R31 < -PC+4$ $PC < -PC \ 31:28 I*4$	J
	Jr	Rs	Jump Register		$PC < -Rs$	R
	Jalr	Rs	Jump and Link Register		$R31 < -PC+4$ $PC < -Rs$	R
	Jalr	Rd, Rs	Jump and Link Register		$Rd < -PC+4$ $PC < -Rs$	R