


COMPUTER SCIENCE & IT

DIGITAL LOGIC



Sequential Circuits

Practice Sheet 01 Discussion Notes







In a S-R flip-flop, the present output is Q = 1. then after applying input S = 0,

$$R = 1$$
 and then $S = 0$, $R = 0$, output will be:

$$Q(n)=1$$

$$S=0$$
, $R=1 \rightarrow Q(n+1)=0$

$$A Q = 0$$

$$S = 0, R = 0 \longrightarrow Q = 0$$

$$B Q = 1$$

$$C Q = \rightarrow invalid state$$





In a JK flip-flop output Q = 0. To change it to Q = 1, the inputs J and K will be:

$$Q(n)=0 \longrightarrow 1 Q(n+1)$$

A
$$J = 1, K = 1$$

A
$$J = 1, K = 1$$

B $J = 1, K = X$

C
$$J = 0, K = 0$$

D
$$J = 0, K = 1$$

$$J=1$$
 $K=X$

$$J=1, K=1 \rightarrow J$$
 $J=1, K=X$
 $J=1, K=0$





Which of the following is true?

- A S = 1, R = 1, is a valid state input for S-R ff
- B J = 1, K = 1 is a invalid state input for J-K ff
- C Input (0, 0) is hold state input for both S-R as well as JK ff
- D None of these





A flip flop has characteristic equation

$$Q(n+1) = \overline{A}\overline{Q} + \overline{B}Q$$

$$B=1, A=0$$

 $Q(n+1) = Q \longrightarrow toggle$ mode
of operation

Then it will be in toggle mode of operation if

$$A = 1, B = 1$$

$$B/A = 0, B = 1$$


$$C A = 1, B = 0$$

D
$$A = 0, B = 0$$





A logic circuit is as given below:



Then which of the following is true about above circuit?

 $\frac{NAND}{S} = 0$, R = 0 invalide state

A Race around condition at
$$J = 1$$
, $k = 1 \times$

B Race around condition at
$$J = 0$$
, $k = 0$





In J-K FF, to change output from 0 to 1 input is changed from

$$J = 0, K = 0 \text{ to } J = 0, K = 1$$

B
$$J = 0$$
, $K = 1$ to $J = 1$, $K = 0$

C
$$J = 0$$
, $K = 1$ to $J = 0$, $K = 0$ $o - o$

D
$$J = 1$$
, $K = 0$ to $J = 0$, $K = 1$

$$\begin{bmatrix} \mathbf{A} \\ \mathbf{J} = 0, \mathbf{K} = 0 \text{ to } \mathbf{J} = 0, \mathbf{K} = 1 \\ \mathbf{B} \\ \mathbf{J} = 0, \mathbf{K} = 1 \text{ to } \mathbf{J} = 1, \mathbf{K} = 0 \\ \mathbf{C} \\ \mathbf{J} = 0, \mathbf{K} = 1 \text{ to } \mathbf{J} = 0, \mathbf{K} = 0 \text{ o-o} \end{bmatrix} \xrightarrow{\mathbf{J} = 0, \mathbf{K} = 1 \to 0} 0$$

$$\begin{bmatrix} \mathbf{C} \\ \mathbf{J} = 0, \mathbf{K} = 1 \text{ to } \mathbf{J} = 0, \mathbf{K} = 0 \text{ o-o} \end{bmatrix} \xrightarrow{\mathbf{J} = 0, \mathbf{K} = 1 \to 0} 0$$

$$J=0, K=0$$
 $J=1, K=0$





Which of the following statement is true?

- A Master-Slave ff is used to avoid race-around condition.
- B Edge triggered J-K FF has problem of race-around condition when J = 1, K = 1
- Race-around condition occurs in S-R ff with S = 1, R = 1
- D None of these







To solve the problem of invalid state at input S = 1 and R = 1 in S-R ff, S and

R are replaced by

S = JQ, R = KQ






Question MCQ





In J-K FF, J and K inputs are given as:



Then which of the following is true?

$$Q(n+1) = A\bar{Q} + AB$$

B
$$Q(n+1) = A\overline{Q} + \overline{B}Q$$

C
$$Q(n+1) = A \oplus B \oplus Q$$

D
$$Q(n+1) = A \oplus B$$

$$Q(n+1) = JQ + RQ = AQ + \overline{ABQ}$$

$$= AQ + ABQ$$

$$= A[Q + (BQ)]$$

$$= A[Q + B) \cdot (Q + Q)$$

$$= A[Q + B] \cdot (Q + Q)$$





Which of the following is true?

A
$$\chi Q(n+1) = S + \overline{R}Q$$
 is valid for all S and R values $\longrightarrow S \cdot R = 0$

B
$$Q(n+1) = J\bar{Q} + \bar{K}Q$$
 is valid when J.K = 1

C
$$Q(n+1) = S + \overline{R}Q$$
 is valid when $S \cdot R = 1$

D
$$Q(n+1) = S + \overline{R}Q$$
 is valid when $S \cdot R = 0$





A counter sequence is given as:

$$2-3-1-0-4-7$$
, then MOD no. of the counter is

MOD no = Total no of different states

MoDno = 6





A counter sequence is given as:

If its starting state is $(100)_2$ then after application of 1049 clock pulses, counter will be at $(100)_{10}$.

3-2-1-4-6
$$\Rightarrow$$
 MOD NO = 5
Starting state $= (|00\rangle_2 = (4)|_0$
 $(4)|_0 = \frac{5ak}{4}|_0 = \frac{5ak}{4}|_0$
 $(4)|_0 = \frac{1045}{209x5}(4)|_0 = \frac{1047}{3} = \frac{1048}{1049}$





A sequential circuit is as given below:


Courter sequence:

Value of fout will be 275 MHz.





Which of the following is not true?




- A In asynchronous counter different FFs are driven by different clock
- B In asynchronous counter at output of each FF input frequency is divided by 2
- The sequence 0 1 3 2 require 2 FFs to design it with asynchronous counter $\longrightarrow \mathcal{W} \downarrow \mathcal{W}$
- Fixed up sequence and fixed down sequence is possible to design with asynchronous counter



A sequential circuit is as given below:

The above circuit is



$$\overline{Q}_0 \rightarrow (1-0)$$


$$\overline{Q}_0 \rightarrow (0)$$

Qo -> topples at every clk $Q_1 \rightarrow toggle$ when \overline{Q}_0 (1-0) \longrightarrow $Q_0 \rightarrow$ 9,90 ClK-1 1 CK-2 1 Clx-3 0 1 QK-4-700

Pw

A sequential circuit as given below:

Value of fout will be



- A Can not be calculated as one block is up-counter and other is down counter
- B 5 MHz
- C 0.625 MHz
- D 3.33 MHz





MOD-12 counter can be designed


$$M = N_1 \cdot N_2$$

- A Cascading two MOD-6 counter X 36
- B Cascading MOD-4 counter and MOD-8 counterX 32
- C Cascading MOD-4 & MOD-3 counter 2
- D Cascading MOD-3 & MOD-9 counter (27)

 $2^{3} = 8 \rightarrow MoD-8$ down counts

A sequential circuit is as given below:

Initially counter is at $Q_0Q_1Q_2 = (100)_2$ then after 2 clock pulses, o/p will be









A sequential circuit is as given below:

Total 20 FFs are connected as shown above:



L) down counter

If input clock frequency is 128 MHz then, at output of 16th FF frequency of the waveform will be:



A 8 MHz = 128 M/s

$$f_{16} = \frac{128}{216} \, \text{Mms} = \frac{27}{216} \, \text{Mms} = \frac{1}{29} \, \text{Mms}$$

B 12.8 MHz

D 4 MHz





Sequential circuit A is designed with 5 FFs and sequential circuit -B is designed with 6-FFs, then maximum MOD no. possible combinedly using sequential circuit-A & sequential circuit-B is 201.

Circuit-A-5FF
$$\rightarrow$$
 Maxim Mo) no. $M_1 = 2^5 = 32$
Circuit-B \rightarrow GFF \rightarrow Maxim Mo) no. $M_2 = 2^6 = 64$
Manum Mo) nor combindly $M = M_1 \cdot M_2$ (Cascadiy) $= 2^5 \times 26$
 $= 2^1 = 2048$






To design a MOD-224 counter, minimum no. of FFs required is 8_.





A sequential circuit is as given below:


Both the ffs are at reset state initially, then MOD-no. of the counter:



B MOD-3 counter

MOD-2 counter

D None of these



$$0 - 2 - 3 - 0 - 2 - 3$$
 $-0 - 2 - 3$






A sequential circuit is as given below:



Q2 Q1 Q0



We have applied 32 clock pulses then number of times output y toggles is







A sequential circuit is as given below:

The counter is

Ub-courter






A Mod-4 up counter

momentaly

Mod-3 down counter CK

C Mod-3 up counter


D Mod-4 down counter








Asynchronous counter designed using 4-FFs has Mod number M. By adding FFs in cascade, we changed the MOD number to 6M, then the minimum number of additional FFs used is ______.







t(µ sec)

x(t) is given as
$$x(t)$$
 Schmitt trigger $x(t)$ Schmitt $x(t)$ Sch







Upcounter


A sequential circuit is as given below:

If above sequential circuit has to work as MOD-3 counter then logic circuit Q1 Q0








CLK-21 0















Which of the following is true:

- A Asynchronous counters are faster compare to synchronous counters. X
- For same MOD-number, synchronous counters require fewer FFs compared to asynchronous counter
- C Sequence 0-1-2-3-0 can be designed only in asynchronous counter.
- Sequence 0-1-3-2-0 can be designed only in synchronous counter.









We have two sequential circuits:

Circuit-A \rightarrow MOD number M.

Circuit-B → MOD number N.

To design a counter of MOD no. MN, we can






Crr-B N Cir-A M·N

Cascade Circuit-A and Circuit-B

Cascade N Blocks of circuit-A



Gira-A M M² X M X M

Cascade M blocks of circuit-B

M.M.M. M- Ntimes = MN


Cascade circuit A with M blocks of circuit-B.





Lets consider the circuit given below:

Counter is at Q = 0 initially, then after applying clock pulses the sequence




$$Q(n+1) = \overline{Q} \overline{Q}$$

$$= \overline{Q} \overline{Q}$$





MOD-10 & MOD-20 counters are cascaded to design MOD-200 counter, then minimum number of ffs required is 9_.









An asynchronous counter is designed using 10 FFs having MOD No. 1000. Delay of each FF used is 8-n sec, then for which clock frequencies, counter

will work properly.






We have M0D-8 asynchronous counter, counting in up-sequence. Delay of each FF is t_d . Initially it is at $(011)_2$ and 1-clock is applied then decoding errors that will appear $\rightarrow \frac{11}{1000}$

- $A (010)_2 & (000)_2$
- B $(000)_2 & (101)_2$
- $(101)_2 & (010)_2$
- D $(010)_2 & (110)_2$

100







We have a MOD-128 down counter starting with state $(111)_{10}$. After application of 370 clock pulses, counter will be at $(25)_{10}$

Starting
$$(111)_{10}$$
 $\frac{1280 \text{K}}{370 - 256} = (114)$ $(11)_{10}$ $\frac{1110 \text{K}}{370 - 256} = (114)$ $(11)_{10}$





A sequential circuit is as given below:

After applying clock pulses, which count sequence will not appear at output


 $Q_3Q_2Q_1Q_0$ is

 $(0)_{10}$

B $(7)_{10}$

 $(10)_{10}$

D $(11)_{10}$



Pw

Asynchronous up courter

We have sequential circuit as given below: -


The above circuit is


MOD-3 counter

MOD-2 counter

MOD-4 counter

None of these







MOD-2 Counter -> 1-2-1-2





MOD-32 up counter has starting state $(00110)_2$ and MOD-16 down counter has starting state $(0110)_2$. After application of 75 clock pulses up counter is in state M and down counter is in state N then value of M + N is $(28)_{10}$.

In state M and down counter is in state N then value of M + N is
$$(80)_{10}$$
.

 $0.31 \leftarrow M0D - 32 - wh counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate (00||0)_2 = (6)|0$
 $M0D - 16 \rightarrow down counter \rightarrow 8 + arting 8 + ate ($





Which of the following is true about decoding error in asynchronous counter?

- A It is removed by using additional signalling
- B It can be avoided using strobe signal
- C Decoding error is present in asynchronous as well as in synchronous counter
- D None of these






A sequential circuit is as given below:

Clock

 f_{Clk}



Counter A is MOD-10 up counter and counter B is MOD-24 down counter. FF used in designing has equal delay of $t_d = 10$ nsec. Then maximum clock frequency value of f_{Clk} that can be used to have proper operation of the circuit is 11.11 MHz.

W

Asynchronous

Counter A

MOI)-10







A sequential circuit is as given below:

If input clock frequency is 5 MHz, the frequency of output waveform at

output Q_0 is 2.5 MHz.


















Which of the following circuit represents toggle mode of operation.















A FF is given as:

Characteristic equation of above FF is

$$Q(n+1) = A \odot B \oplus Q(n)$$

To convert this FF into T-FF,

A & B will be:

A
$$A = T$$
, $B = 1$ $A \circ B = T \circ 1 = T$
B $XA = \overline{T}$, $B = 1$ $T \circ 1 = T \circ 1 = T$
C $A = \overline{T}$, $B = 0$ $T \circ 0 = T \circ 0 = T$

$$\mathbf{B} \times \mathbf{A} = \overline{\mathbf{T}} \cdot \mathbf{B} = 1 \quad \overline{\mathbf{T}} \cdot \mathbf{O} \cdot \mathbf{1} = \overline{\mathbf{T}} \cdot \mathbf{O} \cdot \mathbf{O} \cdot \mathbf{I} = \overline{\mathbf{T}} \cdot \mathbf{O} \cdot$$

$$CA = \overline{T}, B = 0 \overline{T} \bigcirc 0 = \overline{T} \bigcirc 0 = \overline{T}$$

$$D A = 0, B = \overline{T} O O \overline{T} = T$$

 $\downarrow Q(n+1) = T \oplus Q(n)$





To convert J-K FF into D-FF, J-K input will be

A
$$J = \overline{D}, K = D$$

$$B J = K = D$$

$$C = D, K = \overline{D}$$

$$D \quad J = K = \overline{D}$$

$$(JK+bD) \rightarrow J=D, K=\overline{D}$$

$$JK+bT \longrightarrow J=T, K=T$$


$$Q(n+1) = \overline{JQ} + \overline{KQ} = \overline{DQ} + \overline{DQ} = \overline{D[Q+Q]}$$

$$= \overline{D\cdot 1} = \overline{D}$$





To design a counter with counting sequence 0 - 3 - 1 - 2 - 0 the circuit will be




$$Q_{1}Q_{0} \qquad Q_{0}(n+1)$$

$$Q_{0}(n+1)$$

$$= \overline{Q_{0}}+\overline{Q_{1}}$$






D None of these





A circuit is as given below:


The circuit can work as




y(n) Positive level triggered T-FF. Negative level triggered T-FF.

Edge triggered T-FF

Level triggered D-FF.









A circuit is as given below:


$$Q_1(n+1) = D_1 = \overline{Q_1 \cdot Q_0}$$


ClK-10


Initially FFs are at rest $Q_0Q_1 = (00)_2$, then sequence that will be generated

after application of clock pulses:











Above counter will be:











A synchronous counter is designed using D-FFs that generate sequence 0 - 3 - 1 - 2 - 0. FFs used have delay of $t_d = 45$ nsec and logic gates used has zero delay, then maximum clock frequency that can be used to have proper










A sequential circuit is as given below: $= \overline{Q_0} \cdot \overline{Q_1} + \overline{Q_0} Q_1 = \overline{Q_1} \cdot \overline{Q_0} + O = \overline{Q_1} + \overline{Q_0} = \overline{Q_1} \cdot \overline{Q_0} + O = \overline{Q_1} \cdot \overline{Q_0}$

be

0,00



None of these



A DOQX





We have a T-FF, to convert it into D-FF, input T must be

$$T \rightarrow Q(nH) = T \oplus Q(n)$$

$$T = D \oplus Q(n) \oplus Q(n+1) = D \oplus Q(n) \oplus Q(n)$$

$$Q(n+1) = D \oplus O = D$$





We want to design a counter with counting sequence 0 - 1 - 2 - 3 - 0, using

Circuit-A \rightarrow Asynchronous counter \longrightarrow FF = 2 \longrightarrow Ta = 50nsec Circuit-B \rightarrow Synchronous counter \longrightarrow FF_A = 2 \longrightarrow Tak)A \longrightarrow (50 nsec)

FFs used in circuit-A and circuit-B are of same logic family and logic gates used has 0 delay while FFs have delay of 25 nsec. Then which of the following

is true? $(Ta)_{B} = 25 \text{ nsc}$ $(fak)_{A} < /50 \text{ nsc}$ [A Maximum clock frequency is same in both the circuits $fak)_{A} = /50 \text{ nsc}$

B / Maximum clock frequency is double in circuit-B compare to circuit-A.

C Maximum clock frequency is half in circuit-B compare to circuit-A

None of these

(fack) /25 nace (fack) Bha /25 nace = 2- /50 nace





A counter has to be designed to generate a sequence

 $0-2-2^2-2^3-2^4-2^5-2^6$, to design the counter appropriate number of FFs needed is 7

$$0 - 2 - 4 - 8 - 16 - 32 - 64$$
 MOD $no = 7$

$$2^{6} = 64$$

$$2^6 = 64$$
 $6 \rightarrow FF \rightarrow MOD m = 64$



Thank you

GW Seldiers!

