

COMPUTER SCIENCE & IT

DIGITAL LOGIC



Lecture No: 04

Sequential Circuit



By- Chandan Gupta Sir

Recap of Previous Lecture



Counters and its basics

Asynchronous Counter design



Topics to be Covered

Counters Cont.




[Clear and Preset input]



Clear input or CLR PIN input: It is asynchronous in nature and when it is activated then irrespective of clock i/p & inputs it will reset (clear) the O/P Q.

Preset input or PRE PIN input: It is asynchronous in nature and when it is activated then irrespective of clock i/p & inputs it will set the O/P Q.

Low Enable and High Enable CLR and PRE input :




Designing of Asynchronous Counter with MOD no. other than 2^n



- BCD Counter Design :

BCD Counter Counts $\rightarrow 0-1-2-3-4-5-6-7-8-9 \rightarrow \text{MOD}-10 \text{ Counter}$

- Design :





• Table :

	$f_{clk}/10$	$f_{clk}/10$	$f_{clk}/10$	$f_{clk}/2$
--	--------------	--------------	--------------	-------------


CLK	Q_3	Q_2	Q_1	Q_0
Start	0	0	0	0
1 st	0	0	0	1
2 nd	0	0	1	0
3 rd	0	0	1	1
4 th	0	1	0	0
5 th	0	1	0	1
6 th	0	1	1	0
7 th	0	1	1	1
8 th	1	0	0	0

0000-11
-00-11

this state exist momentarily and will not be created in MOD no.




12 → CLR



Imp:

- BCD counter is MOD-10 counter but not all MOD-10 counters are BCD counter.

A Counter is designed as given below :



Then the counter is

- ~~(b)~~ MOD-5 down counter
- ~~(d)~~ MOD-6 down counter



	Q_z	Q_y	Q_x
1 st	0	0	0
2 nd	0	0	1
3 rd	0	1	0
4 th	0	1	1
5 th	1	0	0


(000)
↑
101

[Question]

up counter



A sequential circuit is designed as shown :



For above circuit to work as MOD-5 counter, the logic circuit will be

- (a) 2-input OR GATE
- (b) 2-input AND GATE
- (c) 2-input NAND GATE
- (d) 2-input NOR GATE




Q_z	Q_y	Q_x
0	0	0
0	0	1
1	0	0
1	0	1

→ MOD-5

[Question]


down counter

A sequential circuit is as given below :



The circuit works as :

- | | |
|------------------------|------------------------|
| (a) MOD-5 down counter | (b) MOD-4 down counter |
| (c) MOD-6 down counter | (d) MOD-5 up counter |



[Question]

We have a MOD-32 down counter. If its starting state is $(3)_{10}$ then after application of 72 clock pulses the count of the counter will be

$(27)_{10}$.

$$31 \rightarrow 0$$

$$(3)_{10} \xrightarrow{2 \times 32} (3)_{10} \xrightarrow{30 \text{ clk}} (0)_{10} \xrightarrow{10 \text{ clk}} (31)_{10} \xrightarrow{4 \text{ clk}} (27)_{10}$$


[Question]

In module-6 ripple counter shown in figure, the output of 2-input gate is used to clear the J-K FF.

H.W

The gate will be

- (a) NAND
- (b) NOR
- (c) OR
- (d) AND



[Question]



We have 10-bit ripple counter which is counting in up sequence. Two most significant bits are NAND together to generate an output y . Output y is periodic waveform with T_{ON} (time duration for which y is high in one period) $15000 \mu\text{sec}$. Then the clock frequency (kHz) 51.2 kHz.

$$\text{MOD} = 2^{10} = 1024 \rightarrow \boxed{0-1023}$$


No

$$f_{clk} = \frac{256}{5} \text{ kHz}$$

$$= 51.2 \text{ kHz}$$



$$3 \times 2^8 T_{clk} = 15000 \mu s$$
$$2^8 T_{clk} = 5000 \mu s$$




$$T_y = T_{ON} + T_{OFF} = 3 \times 2^8 T_{clk} + 2^8 T_{clk}$$

$$f_{clk} = \frac{2^8}{5000 \mu s} = \frac{2^8 \times 10^3}{5} \text{ Hz}$$
$$= 2^8 / 5 \text{ kHz}$$

$$f_y = f_{clk} / 2^{10}$$

[Question]

A sequential circuit is as given below :



If starting state of the counter $Q_zQ_yQ_x$ is $(101)_2$ then after 251 CLK pulses output $Q_zQ_yQ_x$ is (6)₁₀.

	Q_z	Q_y	Q_x
	0	0	0
1 st	0	1	1
2 nd	0	1	0
3 rd	1	0	1
4 th	1	0	0
5 th	1	1	1
6 th	1	1	0
7 th	0	0	1
8 th	0	0	0


MOD-8

0 - 3 - 2 - 5 - 4 - 7 - 6 - 1

Max. Clock Frequency:

Lets take a 4-bit asynchronous counter :

ripple Counter



Lets understand the worst case delay and max clock frequency :

$$(T_d)_{\text{worst}} = n t_{df}$$

for proper working $T_{clk} \geq n t_{df}$

$$\frac{1}{f_{clk}} \geq n t_{df}$$

$$f_{clk} \leq \frac{1}{n t_{df}}$$

$$(f_{clk})_{\text{max}} = \frac{1}{n t_{df}}$$



Topic : 2 Min Summary

- Question Discussion on Asynchronous counter
- f_{max} calculation and its significance

Thank you

GW
Soldiers !

