COMPUTER SCIENCE & IT







Lecture No: 08

Sequential Circuit



Recap of Previous Lecture





Synchronous Counter

Shift Register






Question	Discussion




The output of a 2-input multiplexer is connected back to one of its inputs as shown in the figure.


Match the function equivalence of this circuit to one of the following options.



#Q. Given below is the diagram of a synchronous sequential circuit with one J-K flip-flop and one T flip-flop with their outputs denoted as A and B respectively, with $J_A = (A' + B')$, $K_A = (A + B)$, and $T_B = A$. Starting from the initial state (AB = 00), the sequence of states (AB) visited by the circuit is




Consider a combination of T and D flip-flops connected as shown below. The output of the D flip-flop is connected to the input of the T flip-flop and the output of the T flip-flop is connected to the input of the D flip-flop. Initially, both Q_0 and Q_1 are set to 1 (before the 1st clock cycle). The outputs



- Q_1Q_0 after the 3rd cycle are 11 and after the 4th cycle are 00 respectively
- Q_1Q_0 after the 3rd cycle are 11 and after the 4th cycle are 01 respectively
- C Q₁Q₀ after the 3rd cycle are 00 and after the 4th cycle are 11 respectively
- Q_1Q_0 after the 3rd cycle are 01 and after the 4th cycle are 01 respectively.

#Q. The propagation delay of the exclusive-OR (XOR) gate in the circuit in the figure is 3 ns. The propagation delay of all the flip-flops is assumed to be zero. The clock (CLK) frequency provided to the circuit is 500 MHz



Starting from the initial value of the flip-flop outputs Q_2 Q_1 Q_0 = 1 1 1 with D_2 = 1, the minimum number of triggering clock edges after which the flip-flop outputs Q_2 Q_1 Q_0 becomes 1 0 0 (in integer) is _____.

A positive edge-triggered D flip-flop is connected to a positive edge-triggered JK flip-flop as follows. The Q output of the D flip-flop is connected to both the J and K inputs of the JK flip-flop, while the Q output of the JK flip-flop is connected to the input of the D flip-flop. Initially, the output of the D flip-flop is set to logic one and the output of the JK flip-flop is cleared. Which one of the following is the bit sequence (including the initial state) generated at the Q output of the JK flip-flop when the flip-flops are connected to a free-running common clock? Assume that J = K = 1 is the toggle mode and J = K = 0 is the state-holding mode of the JK

0110110... $J,K \leftarrow Q_1(n+1) = J, \overline{Q}_1 + \overline{K}_1 Q_1 = Q_0 \overline{Q}_1 + \overline{Q}_0 Q_1 = Q_1(n) \oplus Q_0(n)$

flip-flop. Both the flip-flops have non-zero propagation delays. [GATE-2015-CS: 1M]

 $\mathbb{B} \times 0100100... \quad \mathbb{D} \leftarrow \mathbb{Q}_{\delta}(n+1) = \mathbb{D}_{\delta} = \mathbb{Q}_{1}(n)$

c × 011101110...


D × 011001100...

Q1 Q0 0 15+ D 2nd 3×d 0 O 0



The above synchronous sequential circuit built using JK flip-flops is initialized with $Q_2Q_1Q_0 = 000$. The state sequence for this circuit for the next 3 clock cycles

is:



Q2Q1 Q0

$$Q(n+1) = J_2 \overline{Q}_2 + \overline{K}_2 Q_2, \quad Q_1(n+1) = J_1 \overline{Q}_1 + \overline{K}_1 Q_1$$

$$= \overline{Q}_1 \overline{Q}_2 + \overline{Q}_0 Q_2 \qquad \qquad = Q_2 \overline{Q}_1 + Q_2 Q_1$$

$$= \overline{Q}_1 + \overline{Q}_2 + \overline{Q}_0 Q_2 \qquad \qquad = Q_2(n)$$

$$= Q_1 + Q_2 + Q_2 \overline{Q}_0$$

$$Q_0(n+1) = \overline{J_0Q_0 + K_0Q_0} = Q_1\overline{Q_0} + Q_0 \cdot Q_0 = (Q_1 + Q_0)$$




The minimum number of D flip-flops needed to design a mod-258 counter is:

HW.

[GATE-2011-CS: 1M]

- A 9
- B 8
- C 512
- D 258


#Q. Two T-flip flops are interconnected as shown in the figure. The present state of the flip flops are: A = 1, B = 1. The input x is given as 1, 0, 1 in the next three clock cycles. The decimal equivalent of (ABy), with A being the MSB and y being the LSB, after the 3rd clock cycle is _____







Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration. If all the flip-flops were reset to 0 at power on, what is the total number of distinct outputs (states) represented by PQR

generated by the counter?





[GATE-2011-CS: 1M]





Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration. If at some instance prior to the occurrence of the clock edge, P, Q and R have a value 0, 1 and 0 respectively, what shall be the


value of PQR after the clock edge?

A 000

в 001

C 010

D 011



[GATE-2011-CS: 1M]

H.W.



Consider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in the figure. CLKIN is the clock input to the circuit. At the beginning, Q1, Q2 and Q3 have values 0, 1 and 1, respectively.

Which one of the given values of (Q1, Q2, Q3) can NEVER be obtained with this [GATE-2023-CS: 2M] MOD-7


digital circuit?



(1, 0, 0)

(1, 0, 1)

(1, 1, 1)




Lockout

$$(0-1-2-4)$$
 - 3FF

$$\left(0-1-2\right)$$

00




Pw

Consider a 3-bit counter, designed using T flip-flops, as shown below.

Assuming the initial state of the counter given by PQR as 000. What are the next three states?

[GATE-2021-CS: 1M]


- A 011,101,000
- в 001,010,111
- 011,101,111
- D 001,010,000



#Q. For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions

$$Q_A Q_B Q_C = Q'_A Q'_B Q'_C = 100$$


The minimum number of clock cycles after which the output z would again become zero is _____6___.



[NAT]



The minimum number of JK flip-flops required to construct a synchronous counter with the count sequence (0,0,1,1,2,2,3,3,0,0....) is. [GATE-2021-CS: 2M]





$$0 - 1 - 3 - 2 - 1$$
 $MOD-5$

$$0 - 1 - 3 - 1 - 2 - 1$$

$$0 - 0 - 6$$

$$0 - 0 - 0$$

$$0 - 0 - 0$$

$$0 - 0 - 0$$


$$0 - 0 - 0$$


$$0 - 0 - 0$$

$$0 - 0 - 0$$

$$0 - 0 - 0$$

$$0 - 0 - 0$$





- A It can be used for dividing the input frequency by 3.
- B It can be used for dividing input frequency by 5.
- C It can be used for dividing the input frequency by 7.
- D It cannot be reliably used as a frequency divider due to disjoint internal cycles.



The next state table of a 2-bit saturating up-counter is given below. The counter is built as a synchronous sequential circuit using T flip-flops.

The expressions for T_1 and T_0 are

[GATE-2017-CS: 1M]

H.W.

A
$$T_1 = Q_1 Q_0, T_0 = \overline{Q_1} + \overline{Q_0}$$

$$B T_1 = \overline{Q_1}Q_0, T_0 = \overline{Q_1} + \overline{Q_0}$$

$$T_1 = Q_1 + Q_0, T_0 = \overline{Q_1} + \overline{Q_0}$$

D
$$T_1 = Q_1 Q_0, T_0 = Q_1 + Q_0$$

Q_1	Q_0	Q ₁ +	Q_0^+
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	1

Pw

Consider a 4-bit Johnson counter an initial value of 0000. The counting sequence of this counter is - [GATE-2015-CS: 1M]

$$0000 - 0$$
 $1000 - (8)_{10}$
 $1100 - (12)_{10}$



Let $k = 2^n$. A circuit is built by giving the output of an n-bit binary counter as input to an n-to- 2^n bit decoder. This circuit is equivalent to a

[GATE-2014-CS: 1M]


A k-bit binary up counter.

$$0-(2^n-1)$$


B k-bit binary down counter.

k-bit ring counter.


D k-bit Johnson counter.



#Q. A three-bit pseudo random number generator is shown. Initially the walue of output $Y = Y_2 Y_1 Y_0$ is set to 111. The value of output Y after three clock cycles is




#Q. The circuit shown consists of J-K flip-flops, each with an active low asynchronous reset (Rd input). The counter corresponding to this circuit is




- a modulo-5 binary up counter
- a modulo-6 binary down counter
- a modulo-5 binary down counter
- a modulo-6 binary up counter

#Q. For the circuit shown, the clock frequency is f₀ and the duty cycle is V 25%. For the signal at the Q output of the Flip-Flop, _____.





- A frequency is $f_0/4$ and duty cycle is 50%
- B frequency is f₀/4 and duty cycle is 25%
- C frequency is $f_0/2$ and duty cycle is 50%
- D frequency is f₀ and duty cycle is 25%

#Q. In the following sequential circuit, the initial state (before the first W clock pulse) of the circuit is $Q_1 Q_0 = 00$. The state $(Q_1 Q_0)$, immediately after the 333^{rd} clock pulse is



#Q. The figure shows a digital circuit constructed using negative edge triggered J-K flip flops. Assume a starting state of Q_2 Q_1 Q_0 = 000 will repeat after ___6__ number of cycles of the clock CLK









-> Quistion Discussion on sequential CKt.



Thank you



