COMPUTER SCIENCE & IT





By- Chandan Gupta Sir

Recap of Previous Lecture







Decoder & Encodes





S-R latch		

[Sequential Circuit] -> 0/P depends on present and past i/P values.




Basic element of sequential circuit?


→ SR latch





SR latch using NAND gate:





→ Working:

$$S=0$$
, $R=1$ $Q(n)=? \longrightarrow Q(n+1)=1$

$$S=1$$
, $R=1$ $Q(n)=1 \longrightarrow Q(n+1)=1$

$$S=1$$
, $R=0$, $Q(n)=1 \longrightarrow Q(n+1)=0$

$$S=1$$
, $R=1$ $Q(n)=0$ \longrightarrow $Q(n+1)=0$

$$S=0$$
, $R=1$, $Q(n)=0 \longrightarrow Q(n+1)=1$

Concept of present state and next state:




S	R	Q(n+1)
0	O	invalid
O		1
1	O	0
	1	Q(n)


Invalid inputs:

S=0, R=0 generates same value of $Q \notin \overline{Q}$ and thurstee they are invalid input state and will be never und on input side

SR latch using NOR gate:



→ Working:



Truth Table:

S	R	Q(n+1)
0	0	Q(n)
0		0
1	D)
1	1	invalid

$$S=0, R=1, Q(n)=?$$
 $Q(n+1)=0$
 $S=0, R=0, Q(n)=0, Q(n+1)=0$
 $S=1, R=0, Q(n)=0, Q(n+1)=1$
 $S=0, R=0, Q(n)=1, Q(n+1)=1$


Invalid states: S=1, R=1 is invalid state input because it generates output such that Q & Q becomes some which is condradictory to design of latch.

Question

A NAND latch circuit is given below:

S=0, R=0, Q(n)=?, Q(n+1)=1,
$$\overline{Q}(n+1)=1$$

S=1, R=1, $\overline{Q}(n)=1$, $\overline{Q}(n)=1 \longrightarrow \overline{Q}(n+1)$, $\overline{Q}(n+1)$



Initially input S = R = 0 and after sometime input changes from S = R = 0 to S = R = 1 then

- Output changes from W = Z = 1 to W = Z = 1.
- Output changes from W = Z = 1 to either W = 1 and Z = 0 or W = 0 and Z = 1
 - Output changes from W = Z = 1 to W = Z = 0
 - None of these




IMP Points:

Hold state i/P [NAND or NOR latch] will hold the present 0/P in the next 0/P if present output is a valid state [Q & \overline{Q} should be complement each other]. If present 0/P state will be involved o/P state [Q & \overline{Q} are rame] then in next 0/P, 0/P will go to any of the Valid state (1,0) (V (0,1).

S-R Flip-Flop

+ Ve level triggered FF

• Circuit:



Ton

Tak = Ton + Topp

/ duty cycle = Ton x100/

Ton+Topp

= Ton x100/


Tak

Truth Table :

CLK	S	R	Q(n+1)
0	X	X	Q(n)
1	0	0	Q(n)
1	ð	1	O
1	1	0	1
1			invaled



If circuit is changed to:






Then truth table will be:

CLK	S	R	Q(n+1)
CLK=1	X	X	Q(n)
CLK=0	0	0	Q(n)
CLK=0	0	1	O
CLK= 0		0	1
CFK=0	1)	(hvaled



S-R FF - using NOR latch + Clock







Truth Table:

CLK	S	R	Q(n+1)
0	X	X	Q(n)
1	0	0	Q(n)
1	0		0
1	١	O	1
1			invalid State




Characteristic Table of SR Flip-Flop



When CKt is triggered

S	R	Q(n)	Q(n+1)
O	0	0	O
0	0	1	
0		O	0
D	1		0
	0	0	
1	O	1	1
1	1	0	ιX
			X

$$Q(n+1)$$
 $[S,R,Q(n)] = \sum(1,4,5)$



$$Q(n+1)=S+\overline{R}Q(n)$$


-> Valid only if S-R=0

Excitation Table

Q(n)	Q(n+1)	S	R
0	0	0	X
0	1		O
	0	0	1
		Х	0



$$0 \xrightarrow{(0,0)} 0 \\ 0 \xrightarrow{(0,1)} 0 \\ 1 \xrightarrow{(0,0)} 1 \\ 1 \xrightarrow{(1,0)} 1 \\ 1$$





Topic: 2 Min Summary



→ S-R Latch
→ S-R FF



Thank you

Soldiers!

