

COMPUTER SCIENCE & IT

DIGITAL LOGIC



Lecture No: 03

Sequential Circuit



By- Chandan Gupta Sir

Recap of Previous Lecture



- J-K FF
- Race around condition
-



Topics to be Covered

Counter



[Counters]




- What is counter and for what it is used for?

⇒ To count clock pulses applied.

Frequency division

Pulse width stretching



- MOD No. of the counter :

Total no. of different states in counter is called as MOD no. of the counter.

0 — 1 — 3 — 2


MOD no. = 4

0 — 2 — 4 — 5 — 7 — 8

→ MOD no. = 6

0 — 3 — 6 — 9 — 12 — 15 — 18 — 21

→ MOD no. = 8





#

 $0-1-2-1-3-1-4$ $\rightarrow \text{MOD no.} = 7$

#

 $0-1-2-0-1-3-1-2-3$ $\rightarrow \text{MOD no.} = 9$

- Properties related to MOD No.:

After MOD no. of clock pulses counter will reach to its starting state

$0 - 2 - 3 - 5 - 1 - 6 - 7 \rightarrow \text{MOD no. } 7$



If this counter started with starting state $(11)_2$ then what will be its state after 24 clock pulses $(6)_{10}$.

$(3)_{10} \xrightarrow{\text{7CLK}} (3)_{10} \xrightarrow{\text{7CLK}} (3)_{10} \xrightarrow{\text{7CLK}} (3)_{10} \xrightarrow{22^{\text{nd}}} (5)_{10}$
 $\downarrow 23^{\text{rd}}$
 $(1)_{10} \xrightarrow{24^{\text{th}}} (6)_{10}$

After application of integer multiple of MOD no. clock pulses counter will reach to its starting state.

#

0-1-3-2



$$T_{Q_0} = 4T_{clk}$$

$$f_{Q_0} = f_{clk}/4$$

$$Q_1 \rightarrow \left. \begin{array}{l} T_{off} = 2T_{clk} \\ T_{on} = 2T_{clk} \end{array} \right\} \rightarrow f_{Q_1} = f_{clk}/4$$

1st2nd3rd4th
 $f_{clk}/4$ $f_{clk}/4$
 Q_1 Q_0

0 0

0 1

1 1


1 0

0 0






(0-3-6-9-12) → MOD-5 Counter




$$f_{Q0} = \frac{f_{clk}}{5}$$

$Q_1, T_{off} = 3T_{clk} \rightarrow T_{Q1} = 5T_{clk}$
 $T_{on} = 2T_{clk} \rightarrow f_{Q1} = f_{clk}/5$



$f_{clk}/5$ $f_{clk}/5$ $f_{clk}/5$ $f_{clk}/5$
 Q_3 Q_2 Q_1 Q_0

0	0	0	0
0	0	1	1
0	1	1	0
1	0	0	1
1	1	0	0



[Types of Counter]



Asynchronous Counter

⇒ Different FFs are driven by different clocks.

Only fixed sequence is possible

```
graph TD; A[Only fixed sequence is possible] --> B[up sequence]; A --> C[down sequence];
```

Its delay is more and that's why it is relatively slow.

⇒ eg. BCD Counter, and any fixed sequence

Synchronous Counter

⇒ All the FFs are driven by same external clock.

Any sequence is possible.

Its delay is less and that's ^{why} it is relatively faster.

eg. Johnson Counter, Ring Counter etc., any fixed or random sequence.

- No. of ffs required for designing a counter

$$\text{MOD } n = M$$

\Rightarrow


\Rightarrow if n -ff's are required then

$$2^n \geq M \rightarrow \text{should be satisfied}$$

[4-bit Asynchronous Counter]



- Circuit:



- Working:

- $\Rightarrow Q_0$ will toggle at every clock pulse
- $\Rightarrow Q_1$ will toggle when $\overline{Q_0}$ will take transition (0-1) or Q_0 will take transition from (1-0)
- # Q_2 will toggle when Q_1 will take transition from (1-0).
- # Q_3 will toggle when Q_2 will take transition from (1-0)



Starting state

1st clock

2nd clock

3rd clock

4th clock

5th clock

6th clock

7th clock

8th clock

$f_{clk}/16$ Q_3	$f_{clk}/8$ Q_2	$f_{clk}/4$ Q_1	$f_{clk}/2$ Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0

$Q_0 \rightarrow T_{off} = 1T_{clk}$
 $T_{on} = 1T_{clk}$
 $T_{Q_0} = 2T_{clk}$
 $f_{Q_0} = f_{clk}/2$

$Q_1 \rightarrow T_{off} = 2T_{clk}$
 $T_{on} = 2T_{clk}$
 $T_{Q_1} = 4T_{clk}$
 $f_{Q_1} = f_{clk}/4$


$Q_2 \rightarrow T_{off} = 4T_{clk}$
 $T_{on} = 4T_{clk}$
 $T_{Q_2} = 8T_{clk}$
 $f_{Q_2} = f_{clk}/8$

9 th clock	1	0	0	1
10 th clock	1	0	1	0
11 th clock	1	0	1	1
12 th clock	1	1	0	0
13 th clock	1	1	0	1
14 th clock	1	1	1	0
15 th clock	1	1	1	1
16 th clock	0	0	0	0

MOD no. = 16

$$\begin{aligned}
 Q_3 \rightarrow T_{off} &= 8T_{clk} \\
 T_{ON} &= 8T_{clk} \\
 T_{Q_3} &= 16T_{clk} \\
 f_{Q_3} &= f_{clk}/16
 \end{aligned}$$


- Clock Diagram :



Q_2 H.W.

Q_3 H.W.

How to identify LSB bit and type (up or down) of Asynch. Counter




$Q_z Q_y Q_x$

LSB Bit $\rightarrow Q_x$

MSB Bit $\rightarrow Q_z$


Up counter or down counter? \rightarrow down counter MOD-8



LSB Bit $\rightarrow Q_z$

MSB Bit $\rightarrow Q_x$

Up counter or down counter? \rightarrow Up counter - MOD-8



What is the MOD no. of above counter ?

starting state $(101)_2 \xrightarrow{3CLK}$

Sequence generated is ?



	$\text{fuk}/8$ Q_z	$\text{fuk}/4$ Q_y	$\text{fuk}/2$ Q_x	
	0	0	0	←
1 st	0	0	1	
2 nd	1	1	0	
3 rd	1	1	1	→ MOD no = 8
4 th	1	0	0	
5 th	1	0	1	
6 th	0	1	0	
7 th	0	1	1	←
8 th	0	0	0	

0 - 1 - 6 - 7 - 4
 3 - 2 - 5

$$f_x = ? \quad f_{clk}/2$$


$$f_y = ? = f_{clk}/4$$

$$f_z = ? \quad f_{clk}/8$$

- If starting state is $Q_z Q_y Q_x = (100)_2$ then after 11 CLK pulses counter will be at state – $(3)_{10}$.

$$(100)_2 \xrightarrow{8^{th}} (100)_2 \xrightarrow{9^{th}} (5)_{10} \xrightarrow{10^{th}} (2)_{10} \xrightarrow{11^{th}} (3)_{10}$$

-



LSB Bit →

MSB Bit →

- Final Conclusion :

Trigger type	Clock i/p from previous o/p	Counter type
+ve edge triggered	Q	down counter
+ve edge triggered	\overline{Q}	up counter
-ve edge triggered	Q	up counter
-ve edge triggered	\overline{Q}	down counter



Topic : 2 Min Summary

→ Asynchronous Counter

Thank you

GW
Soldiers !

