

COMPUTER SCIENCE & IT

DIGITAL LOGIC



Lecture No: 07

Sequential Circuit



By- Chandan Gupta Sir

Recap of Previous Lecture



Questions on Synchronous Counter

Ring Counter



Topics to be Covered

Ring Counter


Johnson Counter

[Self Starting Ring Counter Circuit]


$$\begin{aligned}Q_2(n+1) &= Q_3(n) \\Q_1(n+1) &= Q_2(n) \\Q_0(n+1) &= Q_1(n)\end{aligned}$$

$$\begin{aligned}Q_3(n+1) &= D_3 \\&= \frac{Q_3(n) + Q_2(n) + Q_1(n)}{2}\end{aligned}$$

Circuit:




Working :



[Johnson Counter or Twisted Ring Counter]



4-bit Johnson Counter :




$$Q_2(n+1) = D_2 = Q_3(n)$$

$$Q_1(n+1) = D_1 = Q_2(n)$$

$$Q_0(n+1) = D_0 = Q_1(n)$$

$$Q_3(n+1) = D_3 = \overline{Q_0(n)}$$

Working :



Imp points of Johnson Counter: →

- MOD no. of the Johnson counter designed with n -FF = $2 \cdot n$
- No. of unused states = $2^n - 2n$
- Frequency (Clock frequency) is divided by MOD no. at each o/p.

- Duty cycle of the O/P waveform at each o/p will be 50% [$T_{ON} = nT_{CLK}$ at each o/p
 $T_{OFF} = nT_{CLK}$

While duty cycle of each wave form in ring Counter will be

$$\left. \begin{array}{l} T_{ON} = 1T_{CLK} \\ T_{OFF} = (n-1)T_{CLK} \end{array} \right\} \text{at each o/p}$$

$$\% \text{ duty cycle} = \frac{1T_{CLK}}{nT_{CLK}} \times 100\% = \frac{1}{n} \times 100\%$$

$$T_Q = 2nT_{CLK} \rightarrow f_Q = \frac{f_{CLK}}{2n}$$

$$\% \text{ duty cycle} = \frac{T_{ON}}{T_{ON} + T_{OFF}} \times 100\% = 50\%$$

101101 \longrightarrow 010110 \longrightarrow 101011



[Question]

We have 4-bit Johnson counter. Its starting state is $(1011)_2$. Then it will be in what state after 22 CLK pulses $(13)_{10}$.

starting	1011	←
1 st	0101	
2 nd	0010	
3 rd	1001	→ MOD no. 8
4 th	0100	
5 th	1010	
6 th	1101	
7 th	0110	←
8 th	1011	

$$(1011)_2 \xrightarrow{2 \times 8} (1011)_2 \xrightarrow{6 \text{ CLK}} (1101)_2$$

$$(8-5-2-9-4-10-13-6)$$

[Question]

We have 3-bit Johnson counter whose starting state is $(010)_2$. If input clock frequency 12 MHz then value of output frequency will be

☒ (a) 6 MHz

(b) 2 MHz

(c) 4 MHz

(d) 8 MHz

$$f_{out} = \frac{f_{clk}}{Modulo} = \frac{12 \text{ MHz}}{2} = 6 \text{ MHz}$$

1st 010
2nd 101
Mod no. 2

[Question]



In a 3-bit ring counter with starting state $Q_2Q_1Q_0 = (110)_2$, then duty cycle of the waveform generated at Q_1 output _____%.

	Q_2	Q_1	Q_0
	1	1	0
1 st	0	1	1
2 nd	1	0	1
3 rd	1	1	0

MOD no. = 3

$$\begin{aligned} Q_1 \rightarrow T_{ON} &= 2T_{CLK} \rightarrow T_{Q_1} = 3T_{CLK} \\ T_{OFF} &= T_{CLK} \\ f_{Q_1} &= f_{CLK}/3 \\ \% \text{ duty cycle} &= \frac{2T_{CLK}}{3T_{CLK}} \times 100 \\ &= 66.67\% \end{aligned}$$

[Shift Register]



For what purpose shift registers are used ?

Registers → to store the information

Shift registers → Input & Output mechanism involves shifting operation and that's why called shift registers.

- Types of shift registers :

→ Serial IN — Serial OUT (SISO)

→ Serial IN — Parallel out (SIPO)


→ Parallel IN — Parallel out (PIPO)

→ Parallel IN — Serial Out (PISO)

1. SISO : 4 bit

1010

Circuit : IN



1st
2nd
3rd
4th

IMP Points :


n -bit SISO



- For n SISO register, we require n -clk pulses [nT_{clk}] for serially storing (IN) the data.
- For n SISO register, we require $(n-1)$ clk pulses [$(n-1)T_{clk}$] for serially accessing (OUT) the data.

2. SIPO : 4 bit

Circuit :



Serial IN \rightarrow 4 CLK pulses

IMP Points :

n -bit SIPO

- We require n -clock pulses [$n-T_{clk}$] for serially storing the n -bit data.
- We require o -clock pulses [$o-T_{clk}$] for parallelly accessing the n -bit data.

1010




1st

IMP Points: n -bit PIPO

- # For storing n -bit data parallelly we require 1-Clock[1Tck].
- # For accessing n -bit data parallelly we require 0-Clock[0Tck]

4. PISO : 1010

4 bit
Circuit:



Control i/p $C = 0$ for writing data

1st clock

Control i/p $C = 1$ for accessing/reading data


IMP Points :

- # For parallel storing n -bit data, we require 1-clock [1-Tak].
- # For serially accessing n -bit data, we require $(n-1)$ clock [($n-1$) Tak].

Register	IN	OUT
SISO	$n-T_{ck}$	$(n-1)T_{ck}$
SIPD	$n-T_{ck}$	$0-T_{ck}$
PIPO	$1-T_{ck}$	$(n-1)T_{ck}$
PIPD	$1-T_{ck}$	$0-T_{ck}$

[Question]

A four bit **SIPO** register is shown in fig. with starting state $(1010)_2$.



After application of how many clock pulses content of SIPO will again be $(1010)_2$ 7

	Q_3	Q_2	Q_1	Q_0
	1	0	1	0
1 st	1	1	0	1
2 nd	0	1	1	0
3 rd	0	0	1	1
4 th	0	0	0	1
5 th	1	0	0	0
6 th	0	1	0	0
7 th	1	0	1	0

$$Q_2(n+1) = D_2 = Q_3(n)$$

$$Q_1(n+1) = D_1 = Q_2(n)$$

$$Q_0(n+1) = D_0 = Q_1(n)$$

$$Q_3(n+1) = D_3 \\ = Q_2(n) \oplus Q_1(n) \\ \oplus Q_0(n)$$

[Question]

A 4-bit shift register circuit configured the right shift operation i.e. $D_{in} \rightarrow A, A \rightarrow B, B \rightarrow C, C \rightarrow D$ is shown. If the present state of shift register is $ABCD = (1101)_2$, then the no. of clock cycle required to reach the state $ABCD = (1111)_2$ 10.



	A	B	C	D
	1	1	0	1
1 st	0	1	1	0
2 nd	0	0	1	1
3 rd	1	0	0	1
4 th	0	1	0	0
5 th	0	0	1	0
6 th	0	0	0	1
7 th		1	0	0
8 th		1	1	0
9 th		1	1	1
10 th		1	1	1

$$Q_3(n+1) = Q_3(n) \oplus Q_0(n)$$

$$Q_2(n+1) = Q_3(n)$$

$$Q_1(n+1) = Q_2(n)$$

$$Q_0(n+1) = Q_1(n)$$

[**Question**] H.W.

Design a counter that follows the sequence :

0 - 1 - 3 - 2 - 1 - 0 → using D-FF

↓
MOD-5 Counter



Topic : 2 Min Summary

- Johnson Counter
- Shift register

Thank you

GW
Soldiers !

