COMPUTER SCIENCE & IT




DIGITAL LOGIC



Lecture No. 03

Combinational Circuit







Parallel adder





Look Ahead carry adder

Look Ahead Carry adder:

$$A = a_3 a_2 a_1 a_0$$
 $B = b_3 b_2 b_1 b_0$
 $C_3 C_2 C_1 C_0$



$$C_1 = (a_0 \oplus b_0) C_0 + a_0 b_0$$

 $C_2 = (a_1 \oplus b_1) C_1 + a_1 b_1$

$$C_{i+1} = P_i C_i + Q_i$$


 $P_i = (a_i \oplus b_i)$
 $Q_i = a_i \cdot b_i$

$$C_2 = P_1 \cdot C_1 + Q_1 = P_1 \left[P_0 C_0 + Q_0 \right] + Q_1 = P_1 P_0 C_0 + P_1 Q_0 + Q_1$$

$$C_3 = P_2C_2 + Q_2 = P_2[P_1P_0C_0 + P_1Q_0 + Q_1] + Q_2 = P_2P_1P_0C_0 + P_2P_1Q_0 + P_2Q_1 + Q_2$$

$$C_4 = P_3C_3 + Q_3 = P_3(P_2P_1P_6C_0 + P_2P_1Q_0 + P_2Q_1 + Q_2) + Q_3 = P_3P_2P_1P_6C_0 + P_3P_2P_1Q_0 + P_3P_2Q_1 + P_3Q_2 + Q_3$$





Look ahead table utilizes two stage AND-OR operation # No of AND gates und Look ahead table => NA = 1+2+3+ $N_A = n(n+1)$ # No of OR gates und in Look ahead table there both no; are of Nor= n - or gates n buts -> A = an-1 - - - ao highest i/P OR gate -> (n+1) i/P OR gate B = bn-1 bo

$$A = 0 = 0 = 0$$

$$B = 0 = 0$$

$$0 = 0$$

$$-b - \left[2^{\frac{1}{2}} compliment\right] = -\left[00|01\right] = (-5)$$

Half Subtractor



 What is Half subtractor and what are input lines and what are output lines?

$$\Rightarrow 2-i/P \text{ lines} \longrightarrow \text{ Corresponding bits of the two rows } \times \text{ Ry} \qquad \begin{array}{l} x=a_3\\ y=b_3\\ x=a_2\\ y=b_2\\ \end{array}$$

$$\Rightarrow 2-0/P \text{ lines} \longrightarrow \text{ Borrow } 0/P-B \longrightarrow \text{ if for subsaction borrow is needed } \times =a_1\\ \text{ from rest bit then borrow } y=b_1\\ \text{ otherwise } 0.$$

Difference $O/P \rightarrow after taking borrow \rightarrow the result of subtraction is difference <math>O/P D$.

(x-y)

Input lines		Output lines		
Х	У	D-o/p	B-o/p	
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	

$$D(x,y) = \sum (1,2) = \pi(0,3) = x \oplus y$$

$$L, \text{ non self dual}$$





$$B(x,y) = \sum (1) = \pi (0,2,3)$$


$$= \overline{\chi}y$$
non self dual




Implementation using gates:











Using NAND gates:








Using NOR gates:





Note: -> To implement H.S. we suppose 5 (2-1/P NAND gate) or 5 (2-1/P NOR) gates.

Full Subtractor



 What is full subtractor and what are input lines and what are output lines?

2-4-3

Input lines			Output lines	
X	У	Z	D-o/p	B-o/p
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	Ò
1	0	1	O	0
1	1	0	0	0
1	1	1	1	1

$$D(x, y, z) = \sum (1, 2, 4, 7) = \chi \oplus y \oplus 3$$

Ly self dual boolean function



B(x,y,z) =
$$\sum (1,2,3,7)$$

Ly suff dual boolean function
$$= \overline{x}y3 + \overline{x}y3 + \overline{x}y3 + xy3 = \overline{x}y + (\overline{x} \oplus y)3$$

$$= \overline{x}y + \overline{x}y + y3$$

$$= \overline{x}y + (\overline{x} \oplus y)3$$


$$= \overline{x}y + (\overline{x} \ominus y)3$$

$$= \overline{x}y + (\overline{x} \ominus y)3$$

Implementation using gates:

$$= \overline{x}y + (\overline{x} \oplus y) \cdot 3 = \overline{x}y + (x \ominus y) 3$$

$$= \bar{x}\bar{y}3 + \bar{x}y\bar{3} + \bar{x}y\bar{3} + \bar{x}y\bar{3} + \bar{x}y\bar{3} = \bar{x}y + \bar{3}(xoy)$$



=
$$y \cdot xy + 3 \cdot (3 \cdot (x \cdot y))$$


= $xy + (x \cdot y) \cdot 3$
= $xy + (x \cdot y) \cdot 3$
= $xy + (x \cdot y) \cdot 3$



Implementation using H.S and OR gate:

$$F \cdot S \cdot \longrightarrow (\chi - \chi - \chi)$$

$$D = \chi \oplus \chi \oplus \chi$$





To subtract two n-bit numbers,, number of H.S. and number of OR gate required is:

$$= (n-1) F.s. + 1 H.s.$$

$$= (n-1) [2H.s+10R] + 1H.s.$$

$$= 2(n-1) H.s + (n-1) 0R + 1 H.s.$$

$$= (2n-1) H.s + (n-1) 0R$$

Question



Two subtract two 4-bit numbers, minimum number of H.S. required is *m* and minimum number of OR gates require is *n* then value of

$$(m+n)$$
 is $\underline{\hspace{1em}}$.

$$\Rightarrow m=7$$

$$n=3$$

$$(m+n)=1$$



2 Minute Summary



→ Look ahead carry adder

→ H.S. & F.S.



Thank you

Soldiers!

