CS & IT ENGING

Operating System

Memory Management



Lecture - 4

Recap of Previous Lecture







Topic Address Translation

Topic Performance of Paging

Topics to be Covered










Topic Performance of Paging

Topic TLB


Topic TLB Mapping


[MCQ]

Pw



- Number of pages in process? = 2^{13}
- B Number of frames in main memory?22
- Number of bits for page number? 13
- Number of bits for frames? 21
- Number of entries in page table? 2
- Page table size? 213 *21 bits









#Q. Consider a paged memory system where the process size is 128MB and main memory size is 2GB. The page size is 1KB.

- A Number of pages in process? 2 7
- B Number of frames in main memory? 2²¹
- Number of bits for page number? 17
- Number of bits for frames? 2
- Number of entries in page table? 2
- Page table size? 2 ** 21 bits





[MCQ]



- #Q. Consider a paged memory system where the logical address is 25 bits and physical address is 33 bits. The page size is 4KB.
 - A Number of pages in process? 2¹³
 - B Number of frames in main memory? 2²
 - Number of bits for page number? 13
 - Number of bits for frames? 21
 - Number of entries in page table? 2
 - Page table size? 23 * 21 lits

- P | d | 12
- P.A 33


 f d
 21 12

MCQ


[GATE-2015]



A computer system implements 8 kilobyte pages and a 32-bit physical #Q. address space. Each page table entry contains a valid bit, a dirty bit, three permission bits, and the translation. If the maximum size of the page table of a process is 24 megabytes, the length of the logical address supported by the system is 36 bits?




P.T. Size = no. of pages * 1 entry size 24 Mbytes = no. of pages * (19 + 1+1+3) bits 24 m * 8 bits = no. of pages * 24 bits no. of pages = 8M= 2^{23} => page no. = 23 bits




s in main memory only




Where the Page table Stored?



m.m.



mm JL.A. CPU PTBRJ Page Table Base Register it stones starting add. current running process






Performance of Paging

special case:if page table is very small and kept in registers

EMAT = tmm


P.T. access time is negligible






TLB (Translation Lookaside Buffer): It is a memory hardware, used to stone some most frequent and recently referred page table entires.

It is very fast memory, hence it reduces E.M.A.T.





TLB (Translation Lookaside Buffer)



CPU generates LA Search in TLB Miss Kit Access P. T. from mm P. A. P.A. access mm le get the content Access mm le get the content tTLB + tmm + tmm

with TLB:-

or

EM.A.T. with TLB = 50 + 500 + 0.2 * 500 = 650 ns

E.M.A.T. without TLB = 2 * 500 = 1000 NSEC





How TLB Stores Entries?

which page table entry is stored in which place in TLB for this TLB mapping is done



2 mins Summary



Topic Performance of Paging

Topic TLB

Topic TLB Mapping





Happy Learning THANK - YOU