

# COMPUTER SCIENCE & IT

## DIGITAL LOGIC




Lecture No. 03

Combinational Circuit



By- Chandan Gupta Sir



# Recap of Previous Lecture

Parallel adder







# Topics to be Covered

Look Ahead carry adder





## Look Ahead Carry adder:

$$A = a_3 a_2 a_1 a_0$$

$$B = b_3 b_2 b_1 b_0$$

$$C_3 C_2 C_1 C_0$$

---

$$C_4 S_3 S_2 S_1 S_0$$

---

$$C_1 = (a_0 \oplus b_0) C_0 + a_0 b_0$$

$$C_2 = (a_1 \oplus b_1) C_1 + a_1 b_1$$

$$C_1 = P_0 \cdot C_0 + Q_0$$

$$C_2 = P_1 \cdot C_1 + Q_1 = P_1 [P_0 C_0 + Q_0] + Q_1 = P_1 P_0 C_0 + P_1 Q_0 + Q_1$$

$$C_3 = P_2 C_2 + Q_2 = P_2 [P_1 P_0 C_0 + P_1 Q_0 + Q_1] + Q_2 = P_2 P_1 P_0 C_0 + P_2 P_1 Q_0 + P_2 Q_1 + Q_2$$


$$C_4 = P_3 C_3 + Q_3 = P_3 [P_2 P_1 P_0 C_0 + P_2 P_1 Q_0 + P_2 Q_1 + Q_2] + Q_3 = P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 Q_0 + P_3 P_2 Q_1 + P_3 Q_2 + Q_3$$

$$C_{i+1} = P_i C_i + Q_i$$

$$P_i = (a_i \oplus b_i)$$

$$Q_i = a_i \cdot b_i$$





# Look ahead table utilizes two-stage AND-OR operation.

# No. of AND gates used <sup>in</sup> Look ahead table  $\Rightarrow N_A = 1 + 2 + 3 + \dots + n$

$$N_A = \frac{n(n+1)}{2}$$

# No. of OR gates used in Look ahead table

$$N_{OR} = n - \text{OR gates}$$

highest i/p OR gate  $\rightarrow (n+1)$  i/p OR gate.

Here both no.s are of  $n$  bits  $\rightarrow$

$$A = a_{n-1} \dots a_0$$

$$B = b_{n-1} \dots b_0$$



$$A = a_3 a_2 a_1 a_0$$

$$B = \begin{matrix} b_3 & b_2 & b_1 & b_0 \\ B_3 & B_2 & B_1 & \end{matrix}$$

$$\begin{array}{r} B_4 \quad D_3 \quad D_2 \quad D_1 \quad D_0 \end{array}$$

$$\Rightarrow A = 0110 = \underline{\underline{6}}$$

$$B = 1011 = \underline{\underline{11}}$$

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad 1 \\ \hline \text{Result} \end{array}$$

-ve

$$- [2^{\wedge} \text{complement}] = - [00101] = (-5)$$

$$A = 1011 = 11$$

$$B = 0111 = 7$$

$$\begin{array}{r} 1000 \\ \hline 00100 = +4 \end{array}$$

+ve

# [Half Subtractor]



- What is Half subtractor and what are input lines and what are output lines?

⇒ 2-I/P lines → Corresponding bits of the two no.s  $x$  &  $y$

$$x = a_3$$
$$y = b_3$$

$$x = a_2$$

$$y = b_2$$

⇒ 2-O/P lines → Borrow O/P -  $B$  → if for subtraction borrow is needed from next bit then borrow O/P will be '1' otherwise 0.

$$x = a_1$$

$$y = b_1$$

Difference O/P → after taking borrow → the result of subtraction is difference O/P  $D$ .



$(x-y)$

Input lines		Output lines	
$x$	$y$	D-o/p	B-o/p
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$D(x, y) = \sum (1, 2) = \pi (0, 3) = x \oplus y$$

↳ non self dual





$$B(x, y) = \sum (1) = \pi (0, 2, 3)$$

$$= \bar{x}y$$

↓  
non self dual




# Implementation using gates :






- Using NAND gates :

$(x-y)$



- Using NOR gates :



Note:  $\rightarrow$  To implement H.S. we require 5 (2-i/p NAND gate) or 5 (2-i/p NOR) gates.



# [ Full Subtractor ]



- What is full subtractor and what are input lines and what are output lines ?

⇒ 3-Input lines → Corresponding bits of the two no.s  $x$  &  $y$  and borrow O/P from previous subtraction  $z$   
 $(x - y - z)$

2-Output lines → Borrow O/P  $B$  → will be '1' if borrow is required for  $(x - y - z)$  operation from the next bit otherwise '0'.

→ Difference O/P  $D$  → final result of  $(x - y - z)$  after incorporating the borrow.

$x, y, z$

Input lines			Output lines	
$x$	$y$	$z$	D-o/p	B-o/p
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$xy + (x \oplus y)z$$

Implementation using gates:

$$= \bar{x}y + (\bar{x} \oplus y)z = \bar{x}y + (x \oplus y)z$$

$$D(x, y, z) = \sum (1, 2, 4, 7) = x \oplus y \oplus z$$

↳ self dual boolean function

$$B(x, y, z) = \sum (1, 2, 3, 7)$$


↳ self dual boolean function

$$\begin{aligned} &= \bar{x}\bar{y}z + \bar{x}y\bar{z} + \bar{x}yz + xyz \\ &= \bar{x}z + \bar{x}y + yz \\ &= \bar{x}y + yz + \bar{x}z \end{aligned}$$
$$\begin{aligned} &= \bar{x}y + (\bar{x} \oplus y)z \\ &= \bar{x}y + (\overline{x \oplus y})z \\ &= \bar{x}y + (x \oplus y)z \end{aligned}$$

$$\begin{aligned} &= \bar{x}\bar{y}z + \bar{x}y\bar{z} + \bar{x}yz + xyz \\ &= \bar{x}y + z(x \oplus y) \end{aligned}$$







$$\begin{aligned}
 &= y \cdot \overline{x}y + z \cdot [\overline{z \cdot (x \oplus y)}] \\
 &= y(\overline{x} + \overline{y}) + z[\overline{z} + \overline{x \oplus y}] \\
 &= \overline{x}y + (x \oplus y) \cdot z \\
 &= \overline{x}y + (\overline{x} \oplus y) \cdot z
 \end{aligned}$$


$\Rightarrow$  To implement F.S. we require 9 [2-i/P NAND]  
 or 9 [2-i/P NOR] gates.

- Implementation using H.S and OR gate :

$$F.S. \rightarrow (x-y-z)$$

$$D = x \oplus y \oplus z$$

$$B = \bar{x}y + (x \oplus y) \cdot z$$



$$1 F.S. \rightarrow 2 H.S + 1 OR$$



- To subtract two n-bit numbers,, number of H.S. and number of OR gate required is :

$$\begin{array}{r}
 a_3 a_2 a_1 a_0 \\
 b_3 b_2 b_1 b_0 \\
 \underline{B_3 B_2 B_1 0} \\
 D_4 D_3 D_2 D_1 D_0
 \end{array}$$

$$= (n-1) \text{ F.S.} + 1 \text{ H.S.}$$

$$= (n-1) [2 \text{ H.S.} + 1 \text{ OR}] + 1 \text{ H.S.}$$

$$= 2(n-1) \text{ H.S.} + (n-1) \text{ OR} + 1 \text{ H.S.}$$

$$= (2n-1) \text{ H.S.} + (n-1) \text{ OR}$$



## [ Question ]

Two subtract two 4-bit numbers, minimum number of H.S. required is  $m$  and minimum number of OR gates require is  $n$  then value of  $(m + n)$  is 10.

$$\Rightarrow 3 \text{ F.S.} + 1 \text{ H.S.}$$

$$\Rightarrow 6 \text{ H.S.} + 3 \text{ OR} + 1 \text{ H.S.}$$

$$= 7 \text{ H.S.} + 3 \text{ OR}$$

$$\Rightarrow m = 7$$

$$n = 3$$

$$(m + n) = 10$$





## 2 Minute Summary

- Look ahead carry adder
- H.S. & F.S.

**Thank you**

**GW**  
*Soldiers !*

