


COMPUTER SCIENCE & IT

DIGITAL LOGIC




Lecture No. 01

Combinational Circuit



By- Chandan Gupta Sir



Recap of Previous Lecture

Duality & Imp basics related to boolean functions



Topics to be Covered

Combinational CKt

[Type of Digital Circuit]



- Combinational Circuit
- Sequential Circuit

Combinational CKt

1. O/P depends on present i/p only.
2. There is no memory.
3. There is no feedback.

eg. H.A., F.A, H.S, F.S, MUX, DeMUX, Decoder, Encoder etc.

Sequential CKt

1. O/P depends on present i/p and past i/p values.
2. There is memory.
3. There is feedback.

eg. ff, Counters, shift registers etc.

[How to Design Combinational Circuit]



1. Identify no. of i/p lines and no. of o/p lines.
2. Truth table b/w i/p's (all the combinations of i/p) and o/p's.
3. Write down o/p's in SOP or POS format.
4. Now minimize your o/p's using boolean theorems or K-Map.
5. Now implement the o/p's using gates.

[Standard Combinational Circuits]

- Half Adder
- Half Subtractor
- Full Adder
- Full Subtractor

$$A = a_3 a_2 a_1 a_0 = 1011$$

$$B = b_3 b_2 b_1 b_0 = \underline{0111}$$

$$\begin{array}{r} 1011 \\ 0111 \\ \hline 111 \\ \hline 10010 \end{array}$$

$$\begin{array}{r} (103)_{10} \\ (156)_{10} \\ \hline (259)_{10} \end{array}$$

$$\begin{array}{r} 237 \\ 392 \\ 10 \\ \hline 0629 \end{array}$$

$$\begin{array}{l} 8^2 8^1 8^0 \\ (147)_8 = (64 + 32 + 7) \\ (234)_8 + (128 + 24 + 4) \\ \hline (403)_8 = 256 + 0 + 3 \\ = (259)_{10} \end{array}$$

[Half Adder]



- What is half adder and what are input lines and what are output lines?

⇒ 2-i/p lines → corresponding bits of the two no. being added → x, y

a_3	b_3
a_2	b_2
a_1	b_1

⇒ 2-o/p lines → Sum o/p → S
Carry o/p → C

Input lines		Output lines	
x	y	S-o/p	C-o/p
0	0	0	0
1	1	1	0
2	0	1	0
3	1	0	1




$$S(x, y) = \sum (1, 2) = \prod (0, 3)$$

$$= \bar{x}y + x\bar{y} = x \oplus y$$


$$C(x, y) = \sum 3 = \prod (0, 1, 2)$$

$$= x \cdot y$$


Implementation using gates :



- Using NAND gates :



- Using NOR gates :



⇒ Note : To implement H.A. we require 5 (2-i/p NAND gates) or 5 (2-i/p NOR gates).

[Full Adder]



- What is full adder and what are input lines and what are output lines?

⇒ 3-I/P lines → Corresponding bits of the two nos (x, y) and carry generated from previous addition z .

2-O/P lines → Sum o/p - S
Carry o/p - C

Input lines			Output lines	
x	y	z	S-o/p	C-o/p
0	0	0	0	0
1	0	1	1	0
2	0	1	1	0
3	0	1	0	1
4	1	0	1	0
5	1	0	0	1
6	1	1	0	1
7	1	1	1	1

Carry O/P of a full adder is majority i/p circuit.

→ When majority i/p will be at '1' o/p will be 1 and when majority i/p will be '0' o/p will be '0'

$$S(x, y, z) = \sum(1, 2, 4, 7)$$

$$= x \oplus y \oplus z$$

Self dual boolean function

$$C(x, y, z) = \sum(3, 5, 6, 7) = \pi(0, 1, 2, 4)$$

Self dual boolean fⁿ

$$= \bar{x}y\bar{z} + x\bar{y}\bar{z} + x\bar{y}z + x\bar{y}z$$



$$= xy + yz + xz$$

$$= xy + z(x \oplus y)$$

$$\bar{x}y\bar{z} + x\bar{y}\bar{z} + x\bar{y}z + x\bar{y}z$$


$$= z(\bar{x}y + x\bar{y}) + xy$$

Implementation using gates :



Circuit-I

overall delay
= $2t_d$



Circuit-II


2H.A + 1OR

overall delay $\rightarrow 3t_d$


⇒ Circuit II is better compare^{to} Circuit-I w.r.t no of gates used for designing.

⇒ Circuit-I has less delay compare to circuit-II.

- Using NAND gates :



- Using NOR gates :




H.A. $S(x, y) = \Sigma(1, 2)$
 \downarrow
 non self dual

$$C^D = (x+y)(z+xoy) = (x+y)[z + \bar{x}\bar{y} + xy] \\ = xz + xy + yz + xy = xy + yz + xz$$

Note: To implement F.A, we require \rightarrow 9 (2-i/p NAND gates) or 9 (2-i/p NOR gates).

- Full adder using H.A. and OR gate :



1 F.A \rightarrow 2 H.A + 1 OR

$$\Rightarrow F.A \rightarrow I/P \rightarrow x, y, z \longrightarrow (x+y+z)$$

$$(x+z+y)$$

$$(y+z+x)$$

$$Cont = xy + yz + zx$$

$$= \underline{xy} + z(x \oplus y) \checkmark$$

$$= xz + y(x \oplus z)$$

$$= yz + x(y \oplus z)$$

Homework Questions



Q. $f(x, y, z) = \bar{x}y + yz + \bar{x}z \rightarrow$ self dual or not

Q. $f(x, y, z) = \bar{x}\bar{y} + yz + \bar{x}z \rightarrow$ self dual or not

Q. $f_1(x, y, z) = \Sigma(0, 1, 2, 4)$

$f_2(x, y, z) = \Sigma(0, 2, 4, 6, 7)$

$f_3(x, y, z) = \Sigma(1, 2, 3, 5, 6)$



$f_4(x, y, z) = \Sigma ?$

$f_5(x, y, z) = \Sigma ?$

$f_6(x, y, z) = ?$

$f_7(x, y, z) = ?$



2 Minute Summary

→ H.A & F.A.

Thank you

GW
Soldiers !

