

COMPUTER SCIENCE & IT

DIGITAL LOGIC



Lecture No: 06

Sequential Circuit



By- Chandan Gupta Sir

Recap of Previous Lecture



- Synchronous Counter
-
-




Topics to be Covered

Synchronous Counter

$$\begin{aligned} Q_0(n+1) &= J_0 \overline{Q_0} + \overline{K_0} Q_0 \\ &= Q_1(n) \cdot \overline{Q_0}(n) \end{aligned}$$

$$Q_1(n+1) = \overline{Q_1(n)}$$

$$\begin{aligned} Q_2(n+1) &= \overline{Q_1} \cdot \overline{Q_2} \\ &\quad + Q_2 \cdot Q_2 \\ &= \overline{Q_1(n) + Q_2(n)} \end{aligned}$$



If initial state of counter is $Q_2Q_1Q_0 = (001)_2$, then after 8th clock pulse, counter will be in state (1)₁₀.



	$f_{clk/2}$ Q_2	$f_{clk/2}$ Q_1	$f_{clk/2}$ Q_0	
1^{st}	0	0	1	MOD-2 Counter
	1	1	0	
2^{nd}	0	0	1	


$$(001)_2 \xrightarrow{2 \times 4} (001)_2$$

[Question]

The output of the two FFs, Q_1 and Q_2 are initially at '0'. The sequence generated at Q_1 after application of clock pulses :

$$\begin{aligned} Q_1(n+1) &= J_1 \bar{Q}_1 + \bar{K}_1 Q_1 \\ &= \bar{Q}_2 \bar{Q}_1 + \bar{Q}_2 Q_1 \\ &= \bar{Q}_2(n) \end{aligned}$$

$$Q_2(n+1) = \bar{Q}_2(n)$$



	Q_1	Q_2
	0	0
1 st	1	1
2 nd	0	0
3 rd	1	1

(a) ~~01110.....~~

(c) ~~00110.....~~

(b) ☒ 01010.....

(d) ~~01100.....~~




#Q. A sequential ckt is as given below:

$$Q_2(n+1) = \bar{Q}_2(n)$$

$$Q_1(n+1) = J_1 \bar{Q}_1(n) + \bar{K}_1 Q_1(n)$$

$$= Q_2(n) \bar{Q}_1(n) + \bar{Q}_2(n) Q_1(n)$$

$$= Q_1(n) \oplus Q_2(n)$$



$$\begin{aligned} Q_0(n+1) &= J_0 \bar{Q}_0 + \bar{K}_0 Q_0 \\ &= (Q_2 \oplus Q_1) \bar{Q}_0 + \bar{Q}_2 \oplus Q_1 \\ &= Q_2 \oplus Q_1 \oplus Q_0 \\ &= \frac{Q_2(n) \oplus Q_1(n)}{\oplus Q_0(n)} \end{aligned}$$


The ckt starts with $Q_2 Q_1 Q_0 = (000)_2$ then next three state of the counter will be
 a. 101, 111, 011 b. 101, 010, 111 c. 101, 011, 111 d. 111, 011, 101

	$f_{k/2}$ Q_2	$f_{k/4}$ Q_1	$f_{k/4}$ Q_0	
	0	0	0	↖
1 st	1	0	1	→ MOD no. 4
2 nd	0	1	1	
3 rd	1	1	1	
4 th	0	0	0	↖



#Q. A sequential CKt is as given below:

$$Q_2(n+1) = T_2 \oplus Q_2(n) = 1 \oplus Q_2(n) = \overline{Q_2(n)} \quad , \quad Q_1(n+1) = T_1 \oplus Q_1(n) = Q_2(n) \oplus Q_1(n)$$
$$Q_0(n+1) = T_0 \oplus Q_0(n) = Q_1(n) \oplus Q_0(n)$$



	Q_2	Q_1	Q_0
1 st	1	0	0
2 nd	0	1	0
3 rd	1	1	1
	0	0	0

This circuit starts with $Q_2 Q_1 Q_0 = (100)_2$ then state of the counter after 3rd clock edge will be

a. $(010)_2$ b. $(111)_2$ c. $(100)_2$ ✓ d. $(000)_2$

4th 1 0 0




#Q. A sequential CKt is as given below:

$\checkmark \frac{f_{clk}}{3}, \frac{3T_{clk}}{3} = T_{Q_0}, T_1 = 2T_{Q_0}$
 $\frac{f_{clk}}{6}, \frac{f_{clk}}{9}$
 $T_2 = 3T_{Q_0}$
 $\frac{f_{clk}}{2}, \frac{f_{clk}}{3}, \frac{f_{clk}}{3}$
 Q_2, Q_1, Q_0

$Q_2(n+1) = D_2 = \overline{Q_2}(n)$

$Q_1(n+1) = D_1$
 $= Q_1(n) \oplus Q_0(n)$

$Q_0(n+1) = D_0$
 $= \overline{Q_1}(n)$



	1	0	1	←
1 st	0	1	1	
2 nd	1	0	0	
3 rd	0	0	1	
4 th	1	1	1	
5 th	0	0	0	←

a. If starting state of the counter is $Q_2Q_1Q_0 = (101)_2$ then what is the state of the counter after 4th clock edge (7)₁₀.

b. MOD no. of the counter is 6.



#Q. A sequential CKt is as given below:

$$Q_2(n+1)$$

$$= T_2 \oplus Q_2(n)$$

$$= \overline{Q}_1(n) \oplus Q_2(n)$$


$$= Q_1(n) \odot Q_2(n)$$

$$Q_1(n+1) = T_1 \oplus Q_1(n)$$

$$= \bar{Q}_0(n) \oplus Q_1(n)$$

$$= Q_1(n) \odot Q_0(n)$$

clock



$$Q_0(n+1) = T_0 \oplus Q_0(n)$$

$$= 0 \oplus Q_d(n)$$

$$Q_0(n+1) = Q_0(n)$$

$$\begin{matrix} \text{fax/4} & \text{tax/2} \\ Q_2 & Q_1 & Q_0 \end{matrix}$$

	0	0	0	←
1 st	1	1	0	MOD 4
2 nd	1	0	0	
3 rd	0	1	0	
5				
4 th	0	0	0	

a. If input clock frequency is 10MHz , then o/p frequency at o/p Q_1 will be


b. If counter starts with $(110)_2$ then summation of next three states will be $(6)_{10}$

$$Q_2 Q_1 Q_0 =$$

#Q. A sequential CKt is as given below: 0-2-3-1-1

$$\begin{aligned}
 Q_1(n+1) &= J_1 \bar{Q}_1 + \bar{K}_1 Q_1 \\
 &= \bar{Q}_0 \bar{Q}_1 + \bar{Q}_0 Q_1 \\
 &= \bar{Q}_0(n)
 \end{aligned}$$

$$\begin{aligned}
 Q_0(n+1) &= J_0 \bar{Q}_0 + \bar{K}_0 Q_0 \\
 &= Q_1 \bar{Q}_0 + 1 \cdot Q_0 \\
 &= (Q_1 + Q_0) \\
 &= Q_1(n) + Q_0(n) \quad \text{Clock}
 \end{aligned}$$



Saturated counter

	Q_1	Q_0
	0	0
1 st	1	0
2 nd	1	1
3 rd	0	1
4 th	0	1
5 th	0	1

Given counter started with $Q_1, Q_0 = (00)_2$ then next four states of the counter will be
 a. 10, 11, 01, 00 b. 10, 11, 00, 10 ☒ c. 10, 11, 01, 01 d. 01, 11, 10, 10

Q. Design a counter (saturated counter) with transition as given below:

HW (00-11-01-10-10) \rightarrow using (a) JK FFs
(b) T FFs

[Synchronous Series Carry Counter]



4-bit synchronous series carry counter :


Let's analyze the sequence and design it :

1st
2nd
3rd
.
.
.
.
.
.
.
.
.
.

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0

Q_3	Q_2	Q_1	Q_0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1 ↗ ↘	1	1	1
0	0	0	0

Design using J-K FF : \rightarrow




No. of AND gate require is : For n -bit Synchronous series carry counter, $(n-2)$
2-i/p AND gate will be required



- Synchronous parallel carry counter :

Design :



- No. of AND gates required for n -bit synchronous parallel carry counter = $(n-2)$
 - The highest multi i/p AND gate = $(n-1)$ i/p AND gate


[Ring Counter]

4-bit Ring Counter :


Circuit Design :

$$Q_3(n+1) = D_3 = Q_0(n) , \quad Q_2(n+1) = D_2 = Q_3(n)$$

$$Q_1(n+1) = D_1 = Q_2(n) , \quad Q_0(n+1) = D_0 = Q_1(n)$$



Working :



Imp points of Ring Counter : \rightarrow

- In a n -bit ring counter no. of used states = n as MOD no. = n always.
- No. of unused states = $(2^n - n)$
- Frequency at the o/p of each ff will be $f_Q = \frac{f_{clk}}{n}$ i.e. divided by MOD no. at each o/p.

A 4-bit ring counter started with state $(1010)_2$, then its MOD no _____.

H.W. And the next three states ₁₀, ₁₀, ₁₀.



Topic : 2 Min Summary

→ Synchronous Counter

Thank you

GW
Soldiers !

