
CS & IT ENGINEERING

Operating System

Virtual Memory



Lecture - 06

Recap of Previous Lecture







Topic

Multilevel Paging

Topic

Access Time in Multilevel Paging

Topics to be Covered







Topic Inverted Paging

Topic Hashed Page Table




Topic: Question



#Q. Size of page Consider a three-level page table to translate a 39-bit virtual address to a physical address as shown below:



The page size is 4 KB = $(1KB = 2^{10} \text{ bytes})$ and page table entry size at every level is 8 bytes. A process P is currently using 2 GB (1 GB = 2^{30} bytes) virtual memory which OS mapped to 2 GB of physical memory. The minimum amount of memory required for the page table of P across all levels is _____ KB across all levels?



no of pages for outer P.T. = 1

— II — middle PT = 2 = 2

— II — Inner PT = 2 = 2 = 1024

Total = 1027

Total Space = 1027 * 44kB = 4108 kB




Page 111

Topic: Page Table in Memory



Process		Page Table
age 000	000	
age 001	001	
age 010	010	
age 011	011	
age 100	100	
age 101	101	
age 110	110	

111






Topic: Question SATE- 2024




#Q. Consider a 32-bit system with 4 KB page size and page table entries of size 4 bytes each. Assume 1 KB = 2^{10} bytes. The OS uses a 2-level page table for memory management, with the page table containing an outer page directory and an inner page table. The OS allocates a page for the outer page directory upon process creation. The OS uses demand paging when allocating memory for the inner page table, i.e. a page of the inner page table is allocated only if it contains at least one valid page table entry.

An active process in this system accesses 2000 unique pages during its execution, and none of the pages are swapped out to disk. After it completes the page accesses, let X denote the minimum and Y denote the maximum number of pages across the two levels of the page table of the process.

The value of X + Y is ____?



no of P.T.E. Per page =
$$\frac{4kB}{4B}$$
= $1k$
= 2^{10}



$$X = 3 \qquad (1 \text{ outer PT page} + 2 \text{ inner P.T. page}) = 2000 \text{ entire of PT across}$$

$$\frac{1025}{1028} \left(1 \text{ outer PT page} + 1024 - 11 - 1028}\right)$$

$$\frac{1028}{1028}$$



Topic: EMAT With Multilevel Paging



2-level paging with TLB:-EMAT = H * (tTLB + tmm) + (1-H) (tTLB + 2*tmm + tmm) for content for PT



Topic: Question



- A processor uses 2-level page tables for virtual to physical address translation. Page #Q. tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns.
 - Assuming that no page faults occur, the average time taken to access a virtual address is approximately (to the nearest 0.5 ns)?

if physical add is available then

Content access time = 0.9 * 1 + 0.1(1+10)= 0.9 + 1.1= 2.05


$$\varepsilon$$
-m.A. τ . = 0.96 (1+2) + 0.04 (1+2*10+2)
= 3.8 ns
= 4.0 ns



Topic: Problem in Virtual Memory




Page table is too large and so many page table entries are invalid.









Inverted PT

Frame o Page no

1

2

...



3

4

6

Topic: Inverted Page Table




no of PT entires = NO of Frames

6 **Process**

Page 0


Bage 7



Page Table

Invalid

0 6





Inverted Page Table



trame n6.

Physical Memory





System maintains Single inverted PT for all processes






Each entry in the page table contains the following fields:

- 1. Page number
- 2. Process id
- 3. Control bits > V/I Replacement bits, dérty bit
- 4. Chained pointer












Advantages & Disadvantages:

- Reduced memory space
- Longer lookup time
- 3. Difficult shared memory implementation

shared page:-PT of P1 8 PT of P2

8






Topic: Hashed Page Table



In this virtual page, the number is hashed into a page table

This Page table mainly contains a chain of elements hashing to the same elements.



exi

Process = 1024 Pages

PT = 100 slots

<u>example</u> H(P) = P % 100

CPU Reg:

649 => 649% 100 = 49

slot

$$\begin{array}{c}
0 \\
43 \\
\hline
43 \\
\hline
743 \\$$



Topic Hashed Page Table



Each element mainly consists of:

- The virtual page number
- 2. The value of the mapped page frame.
- 3. A pointer to the next element in the linked list.



Topic: Impact of Page Size on Page Table Size



esc:-

Rucers Size =
$$1kB = 2B$$

MM Size = $2kB = 2^{\parallel}B$

Assumption 2:-

Page size = CUB

L.A. 10 P.A. 11

P J J

F.T. size =
$$2 \times 5$$
 bits

= 80 bits

when Page size încreases, P.T. Size decreases

P.T. size \(\frac{1}{page size} \) \(\frac{1}{\text{rocess size}} \)

Topic: Question



- #Q. Which one of the following statements is FALSE?
- The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.
- If the virtual address of a word given by CPU has a TLB hit. but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.
- The memory access time using a given inverted page table is always same for all incoming virtual addresses.
- In a system that uses hashed page tables, if two distinct virtual addresses VI and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.





#Q. If an instruction takes *i* microseconds and a page fault takes an additional *j* microseconds, the effective instruction time if on the average a page fault occurs every *k* instruction is:

$$i + \frac{i}{k}$$

$$i+(j\times k)$$

$$\frac{i+j}{k}$$

$$(i+j) \times k$$



[GATE-1996]



#Q. A demand paged virtual memory system uses 16 bit virtual address, page size of 256 bytes, and has 1 Kbyte of main memory. page replacement is implemented using the list, whose current status (page number is decimal) is



For each hexadecimal address in the address sequence given below, 010D, 10FF, 11 BO

indicate

- i. the new status of the list
- ii. page faults, if any, and
- ii. page replacements, if any.



2 mins Summary



Topic

Access Time in Multilevel Paging

Topic

Inverted Paging

Topic

Hashed Page Table





Happy Learning

THANK - YOU