

Experiment 2

PS based Led-Switch Controller

Kaushik Balaji M S *M.Tech in System-on-chip Design*
Indian Institute of Technology, Palakkad
 152502010@smail.iitpkd.ac.in

I. INTRODUCTION

This experiment compares multiple FIR code variants that implement the same filter coefficients and tap structure but differ in loop organization, degree of parallelism, and memory access patterns. The goal is to analyze how these implementation choices affect synthesis results while preserving identical functional output.

The ZYNQ7 Processing system is a dual core ZynQ-7000 ARM Cortex-A9 processor with memory controllers, and peripherals. In this experiment, the PS runs a standalone application developed using Vitis. The application executes on the processor and performs memory-mapped read and write operations to control hardware peripherals implemented in the Programmable Logic (PL).

The Advanced eXtensible Interface (AXI) is a high-performance on-chip communication protocol used for data transfer between the PS and PL. In this design, the AXI-Lite interface is used as a slave module, to be controlled by the inputs from the PS(master).

II. STEPS USED AND OBSERVATIONS MADE

TABLE I
FPGA RESOURCE UTILIZATION SUMMARY

Resource	Used	Total	Utilization (%)
Slice LUTs	25	53200	0.05
Slice Registers	0	106400	0.00
F7 Muxes	0	26600	0.00
F8 Muxes	0	13300	0.00

- 1) **Slice LUTs:** A small number of LUTs are used to implement the AXI4-Lite interface and simple control logic, resulting in very low utilization.
- 2) **Slice Registers:** No registers are required since the design contains minimal sequential logic and no pipelined or state-heavy modules.

Once the Implementation is done as in Figure 2, modify the Constraint voltage in the Constraints wizard and run the implementation again to see the difference.

The constraints file used for synthesis is given as:

```

1 # -----
2 # User LEDs - Bank 33
3 # -----
4 set_property PACKAGE_PIN T22 [get_ports {leds_out[0]}}; # "LD0"
5 set_property PACKAGE_PIN T21 [get_ports {leds_out[1]}}; # "LD1"
6 set_property PACKAGE_PIN U22 [get_ports {leds_out[2]}}; # "LD2"
7 set_property PACKAGE_PIN U21 [get_ports {leds_out[3]}}; # "LD3"
8 set_property PACKAGE_PIN V22 [get_ports {leds_out[4]}}; # "LD4"
9 set_property PACKAGE_PIN W22 [get_ports {leds_out[5]}}; # "LD5"
10 set_property PACKAGE_PIN U19 [get_ports {leds_out[6]}}; # "LD6"
11 set_property PACKAGE_PIN U14 [get_ports {leds_out[7]}}; # "LD7"

```




Fig. 1. Processing system after connecting to the AXI4 IP




Fig. 2. Implemented design

```

12
13 # -----
14 # User DIP Switches - Bank 35
15 # -----
16 set_property PACKAGE_PIN F22 [get_ports {switches_in[0]}}; # "SW0"
17 set_property PACKAGE_PIN G22 [get_ports {switches_in[1]}}; # "SW1"
18 set_property PACKAGE_PIN H22 [get_ports {switches_in[2]}}; # "SW2"
19 set_property PACKAGE_PIN F21 [get_ports {switches_in[3]}}; # "SW3"
20 set_property PACKAGE_PIN H19 [get_ports {switches_in[4]}}; # "SW4"
21 set_property PACKAGE_PIN H18 [get_ports {switches_in[5]}}; # "SW5"
22 set_property PACKAGE_PIN H17 [get_ports {switches_in[6]}}; # "SW6"
23 set_property PACKAGE_PIN M15 [get_ports {switches_in[7]}}; # "SW7"
24
25 # Note that the bank voltage for IO Bank 13 is fixed to 3.3V on ZedBoard.
26
27 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[7]}}
28 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[6]}}
29 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[5]}}
30 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[4]}}
31 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[3]}}
32 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[2]}}
33 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[1]}}
34 set_property IOSTANDARD LVCMOS33 [get_ports {leds_out[0]}}
35 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[7]}}
36 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[6]}}
37 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[5]}}
38 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[4]}}
39 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[3]}}
40 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[2]}}
41 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[1]}}
42 set_property IOSTANDARD LVCMOS33 [get_ports {switches_in[0]}}

```

Listing 1. Constraints file

Once the Synthesis → Implementation → Bitstream Generation is done, export the Hardware.

In Vitis, use the previously exported hardware (.xsa file) to generate a platform for the application to run.




Fig. 3. Error when building

When building the imported platform, errors will be found on several Makefiles generated by Vivado. The errors shown in Figure 3 can be fixed by modifying the, Makefile located in

```
1 zynq_fsbl\zynq_fsbl_bsp\ps7_cortexa9_0\libsrc\led_switch_v1_0\src
2
3 hw\drivers\led_switch_v1_0\src
4
5 ps7_cortexa9_0\standalone_ps7_cortexa9_0\bsp\ps7_cortexa9_0\libsrc\led_switch_v1_0\src
```

Modifying the Makefiles in these paths from lines:

```
1 LIBSOURCES= *.c
2 OUTS = *.o
```

to the lines:

```
1 LIBSOURCES=$(wildcard *.c)
2 OUTS = $(wildcard *.o)

1 #include <stdio.h>
2 #include "platform.h"
3 #include "xil_printf.h"
4
5 volatile unsigned int *addr=(volatile unsigned int *)0x43c00000;
6 int main()
7 {
8     init_platform();
9     if(addr[2]==0xaabbccdd)print("success");
10    print("Hello World\n\r");
11    print("Successfully ran Hello World application");
12    while(1)addr[0]=addr[1];
13    cleanup_platform();
14    return 0;
15 }
```

Listing 2. Hello world

The lines *.c works on Linux sometimes, because linux shell expands *.c → to file1.c, file2.c, etc.

This fails on Windows system because the GCC compiler passes *.c to cc1.exe and cc1.exe tries to find a file named literally as "*.c", thus throwing a fatal error:

cc1.exe: fatal error: *.c: Invalid argument

After modifying the Makefile as mentioned above, the build runs perfectly.

There might be an error occurring due to *qemu_args.txt*. This is due to the Vitis trying to build the hardware for x86 processor (CISC Architecture) while the Hardware we have is Zedboard, which has Dual-core ARM Cortex9 processor, which are of RISC architecture. So simply adding an empty *qemu_args.txt* to the location is a temporary fix for this.

After Platform Build is successful, build the Application, then the System (in the same order).




Fig. 4. Platform build done successfully




Fig. 5. Simple IO operation running on Zedboard




Fig. 6. SWITCH \rightarrow LED interaction on Zedboard

III. CONCLUSION

A PS-based LED-Switch controller was successfully implemented on the Zynq-7000 platform by integrating a custom AXI4-Lite peripheral with the Processing System. The correct operation of memory-mapped I/O was verified by reading the inputs via Dip switches, and driving outputs through LEDs through software running on the the ARM Cortex processor of Zedboard.