6. Event daiver sim is better than compiled sim as, In compiled sim when we apply one input vector after another, we need to compute all the gate outputs again and again. i.e. If there are 10 gates, we need to completer 10 outputs for all uput vectors However in event dairen sim, we only compute the outputs of the gates whose inputs have changed due to dranging the input vector and propogate In very huge circuite this can reduce the number of gates we compute by a large amount as by changing the input vectors, only few bits in the inpute are danged and house only few gates are affected. changing input from IIII to

Example, 131
131
131
131
130
130
130
130
130
130

Only gates 2 and 3 are effected and house no need to recompute gate 1.

Compile Sin computes all 3 gates Event doiven Sin only computes 2 gates. This reduction is amplified in huge circuits The circuits we can have favours of a wive reconverging at some later level. In such cars, D-Algo takes large number of time (iterations) as there reconvergent favours cause a lot of Contradictions. When we try to justify one input, the other input fails to get justified.

As PODEM uses cross-path analysis it avoids too many such contradictions and finishes faster.

Also, when a contradiction happens we need to revert the Status of the circuit to before the last decision was reade in DAlgo. This is have key storing the status of the circuit before each decision and status of the circuit before each decision and accessing it again in case contradiction occurs.

House these operations require a lot of memory access.

Since PODEM does much less of these operations than

D'Algo as it faces less contradictions, it is better

if memory access time is Significant.

Example, if memory alless is m and DAlgo faces

10 contradictions and PODEM only faces 3 contradictions,

DAlgo fine = 10 M, PODEM time = 3 m.

8. Since while performing heuristic analysis on digital araits, we often take some decisions, then find the implications of that decision and in case of any contradictory implications we need to traceback to the failed decision state and take some other decision and continue.

Recursive Algorithus facilitate this kind of behaviour Since when we take a decision, we can call a recursion. I it is success, that decision is correct. If it fails, we can traceback to the convent recession and take another decision.


Thus recuesive algos are suited for heroistic algorithms.

Engineers don't want CAD tools to replace it wither or and I as,

In any circuit there night be a large num of wires

and house large # of x.

Since for each x, by subs it as 0 and 1, 2 lift circuit states are created, a exponential # of circuit states will be created if we want to replace all x with 0 and 1. 10. Criver a sequence of 'M' n-bit veckers, we generate a sequential circuit consisting of Multiplexers which can take input as the current position in the sequence (TogMI bits) and will give the required in bit vector as output from the A multiplexers.



output received z  $i=0 \Rightarrow out = (10)$  $i=1 \Rightarrow out = (01)$ 

When we pass i by incrementing I, we get the sequence

Here, each multiplexer takes a TlogMT bite select and it's inputs are fixed as the values of the xth bit for the 2th multiplexer.

So, if solect is 100, the 5th vector in the Sequence is given by the n multiplexer.

Such an algorithm can be followed to generate a given sequence of n-bit vectors.

Ju context of digital circuits,

Using some algorithms we would have determined the

Set of test input vectors to detect faults in one circuit.

We however need to apply these test vectors in a

convect order/sequence so that the number of
toggles in the input vectors when we change from one

vector to the next is minimised overall.

This is done to minimise the power dissipation as it

is prop to the # toggles.

eg. Test vectors = 2 (000), (101), (010)}

If we apply in Seamence  $T_1 T_2 T_3$ ,


It toggles = 2+3 = 5

If we apply as  $T_3 T_1 T_2$ ,

It toggles = 1+2 = 3 < 5.

Hence the sequence of test vectors is important while testing to minimise power dissipation.

Hence having an algorithm to produce a sequence that produces these vectors in the required sequence is very earful.



detect g1: S-a-o,

Decisions	Implications	D-Frontier
	To desive 1 in 91,  9=1,9=1,93=1	(i) as i has inputs 5,0, x and
select i	$e=0,$ $d=\bar{D}, a=1,$ $a=1$	output X.
	as $g_3=1$ , for $f=0$ , $C_1=0$ , $C=0$	23
	[c=o implies g=1] [no contradiction] i=D (Propagated to PD)	
	40 10)	

Since propagated to PD and D Frontiers are empty,

Ju gate for 'g', if b is 0 and 1, still g and
e are unaffected. We can take 0 as 1 for b.

If we take 0,

a b c.

Test Vector to detect g: s-a-o is, (100) when applied, If fault i=1If no fault i=0