CS6330 End Sem Part 1

1) a) Fault Collapsing

It is the process by which given a circuit, we identify the set of faults on wives in the circuit which can be used to detect any fault in the circuit. I.e. By letching just these collapsed faults, all other faults on all wives of the circuit are detected.

After collapsing we are left with 10 faults.

Then we can find test vectors for only these
10 and by detecting their faults, indirectly
we can also detect all the 100 faults.

b) Fault Dominance we can say a fault of dominates another fault of we can say a fault of dominates another fault of if all the test vectors which detect of also detect of using detect of. House, if we try to detect of using test vectors, it is also detected.

Fault Equivalence we can suy that two facelts 'f' and 'g' are equivalent we can suy that two facelts 'f' and 'g' are equivalent if the form g and glanf the same of and g are equivalent if both f don g and glanf are true at the same time.

2. Digital Systems Testing is a complex problem to handle due to the possibility of complex cercuits which can have many FANOUTE in wires and Reconvergence of those famouts.

Que to this, most of the algorithms don't fall under

Pure to this, most of the algorithms and P' Most algorithms are NP Complete which means there is no known polynomial fine algorithm. There is no known polynomial fine algorithms.

Due to these famouts and reconvergences there is possiblity of contradictions whom surving algorithms possiblity of contradictions where we need to keep like D Algo, PODEM etc. Hence we need to keep track and backtrack if necessary which cause track and backtrack if necessary which cause algorithms to be slow and also consume more algorithms to be slow and also consume more memory to run.

Even in cases where there is no favout like a n-input AND gates, n-input AND made using 2-input AND gates, as the number of inputs rises, the number of gates rises exponentially. (num gates here = 2"-1)

3. The ESFF data structure is used for Text Greneration as From the table, we can directly get the In number of inputs, number of outputs and their indices in Signal and Fauin table of any gate / clement. In Test Cremeration algorithms at each iteration we will need to be able to identify all input wives (Justity) and all the famout wires (Propagate) of a morent gate. Using ESFF table we can get these directly in $\begin{array}{c|c}
 & \downarrow \\
 & \downarrow \\$ very less time. Example, <0 to detect e s-a-1, we will try to get a text vector that produces a o at e. Hence we need to Justify a as O and Propogate the essee by trying to set the Z1 and Z2 as 1. Fuether we need to Justify C as 1, d as 1 to do so Using ESFF table we can directly find the inpute of clavent e using clavent table and favin table.

Hence ESFF is used for feet generation.

Also we can find out it's favours using favour and signal table.

4. Even though fault Endopendent test generation algos are there, we still need fault oriented test generation to completely test all the possible faults in the

The nair désadrantage with fault indep test que is that it can provide proper test rectous volide con detect some faults in the circuit, however they may not give test vectors to detect ALL the toesible faults within a reasonable time literations. So to detect those faults we ned to generate test vectors using fault oriented test gen.

Eg. and D Z

To detect Z 8-a-o, the only test vector which detects it is (11111111).

If we use fault indep test gen like Random Test Gen, the perobability that we will get this vector and detect the facelt is $\frac{1}{28}$, very small. Hence even after many

tries, we many never be able to detect Z S-a-D.

Using Fault Oriented Test Crew we can use this fault as target and generate the test vector directly.

Hence it is still used for Completely detecting all possible faults in circuit.

5. Since we are using a complete and sound algo and il says ou a voire à volide is input to a AND gate somewhere in a circuit cannot be sensitived for S-a-0. i. It nears we can never get a 1' on wire a using any test vector to sensitive a s-a-o. That wears for all input test vectors, ... b=2 =0 a = 0. Since gate is AND, the output of this AND gate is slesays o' for all inputs. Hence we don't need to compute upto z and instead can pass a 0 to Z directly. Thus we can remove all the gates for which lie along the path from PIx to a on b which DOES NOT affect any of the other gates in Example, 23 Do 21 the circuit