

* Digital Electronics and Logic Design (DELD) - Practical Number - 10

Name:- Kaustubh Shrikant Shabra

Class:- Second Year Engineering

Div:- A

Roll Number:-

Batch:-

Department:- Computer Department.

College:- AISSMS's IOIT.

Title:-

Synchronous Counter.

Aim:-

Design of synchronous 3-bit up and down counter using MS-JK flip flops.

Objective:-

To design and understand 3-bit synchronous up down counter.

Theory:-

Synchronous Counter-

In this counter, all the flip flop receives the external clock pulse simultaneously.

Example:- Ring Counter and Johnson Counter.

The gate propagation delay at reset time will not be present or we may say will not occur.


Classification of Synchronous Counter :-

- ① Up counter
- ② Down counter
- ③ Up-down counter

Logic Diagram and Truth Table :-


1) Up counter →

CP	Q _C	Q _B	Q _A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



2) Down counter \rightarrow

CP	Q_C	Q_B	Q_A
7	1	1	1
6	1	1	0
5	1	0	1
4	1	0	0
3	0	1	1
2	0	1	0
1	0	0	1
0	0	0	0



3) Up-Down Counter:-

Control Input M	Present			Next			Input from flip flop					
	Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	0	0	1	0	X	0	X	1	X
0	0	0	1	0	1	0	0	X	1	X	X	1
0	0	1	0	0	1	1	0	X	X	0	1	X
0	0	1	1	1	0	0	1	X	X	1	X	1
0	1	0	0	1	0	1	X	0	1	X	1	X
0	1	0	1	1	1	0	X	0	0	X	X	1
0	1	1	0	1	1	1	X	0	X	0	1	X
0	1	1	1	0	0	0	X	1	X	1	X	1
1	0	0	0	1	1	1	1	X	1	X	1	X
1	0	0	1	0	0	0	0	X	0	X	X	1
1	0	1	0	0	0	1	0	X	X	1	1	X
1	0	1	1	0	1	0	0	X	X	0	X	1
1	1	0	0	0	1	1	X	1	1	X	1	X
1	1	0	1	1	0	0	X	0	0	X	X	1
1	1	1	0	1	0	1	X	0	X	1	1	X
1	1	1	1	1	1	0	X	0	X	0	X	1

Using from truth Table:-

$$J_A = 1$$

$$K_A = 1$$

$$J_B = M\bar{Q}_A + \bar{M}Q_A$$

$$K_B = M\bar{Q}_A + \bar{M}Q_A$$

$$J_C = M\bar{Q}_A\bar{Q}_B + \bar{M}Q_AQ_B$$

$$K_C = \bar{M}Q_AQ_B + M\bar{Q}_A\bar{Q}_B$$

Uses:-

- 1) Counting device
- 2) Count No. clock pulse.
- 3) Digital voltmeter
- 4) Used in digital triangular wave generator.

IC's used:-

- 1) Dual Master Slave JK flip flop (IC 7476)
- 2) AND gate (IC 7408)
- 3) OR gate (IC 7432).

Outcome:-

The up, down and up-down are successfully implemented, the counter are studied and output are checked. The truth table is verified.

Conclusion:-

Hence we have design 3 bit synchronous counter.