(/)

Computer Science Edu

Creating a community of learners

A directory of Objective Type Questions covering all the Computer Science subjects. Here you can

1. State box without decision and conditional box is

a. asm block

b. defined block

c. simple block

d. both a and b

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49287)

Too Difficult! Search Google

Answer: (c).
simple block

---

2. ASM chart resembles with

a. map

b. data

c. flowchart

d. operation

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49288)

Too Difficult! Search Google

Answer: (c).
flowchart

3. Control sequence state is indicated by

a. state box

b. decision box

c. data box

d. conditional box

View Answer Report
Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49289)
Too Difficult! Search Google

Answer: (a).
state box

4. Control information gives knowledge about the

a. command signals

b. data

c. metadata

d. operation

View Answer Report
Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49290)
Too Difficult! Search Google

Answer: (a).
command signals

5. If system is performing no function then it is in

a. clear state

b. initial state

c. enable state

d. reset state

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49291)

Too Difficult! Search Google

Answer: (b).
initial state

---

6. ASM chart has

a. 4 exits

b. 3 exits

c. 2 exits

d. any number of exits

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49292)

Too Difficult! Search Google

Answer: (d).
any number of exits

---

7. ASM chart is composed of

a. 2 elements

b. 3 elements

c. 4 elements

d. 5 elements

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49293)

Too Difficult! Search Google

Answer: (b).
3 elements

---

8. In designing ASM with multiplexers, the registers hold

a. present binary state

b. input

c. next binary state

d. output

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49294)

Too Difficult! Search Google

Answer: (a).
present binary state

---

9. All inputs are synchronized with

a. master clock

b. clock pulses

c. counter

d. latch

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49295)

Too Difficult! Search Google

Answer: (b).
clock pulses

10. A state table for a controller is a list of present states and inputs and their corresponding

a. Pervious states and output

b. next states and outputs

c. current states

d. None

View Answer Report

Discuss (/Digital-Logic-Design/Algorithmic-State-Machine/discussion/49296)

Too Difficult! Search Google

Answer: (a).
Pervious states and output

(https://play.google.com/store/apps/details?id=com.compscibits.app&pcampaignid=MKT-Other-global-all-co-prtnr-py-PartBadge-Mar2515-1)

GATE CSE Resources

Questions from Previous year GATE question papers
(/GateCategories/GATE-cse-preparation)

UGC NET Computer science Resources

UGC NET Previous year questions and practice sets
(/NetCategories/NET-computer-science-preparation)

NET General Paper 1

UGC NET Previous year questions and practice sets
(/NetGeneralCategories/NET-general-paper-preparation)

GATE CSE Online Test

Attempt a small test to analyze your preparation level. This GATE exam includes questions from previous year GATE papers.
(/online-gate-cse-test)

UGC NET practice Test

Practice test for UGC NET Computer Science Paper. The questions asked in this NET practice paper are from various previous year papers.
(/online-ugc-net-computer-science-test)

copyright 2016-2018 **Compsciedu.com**