

* Digital Electronics and Logic Design (DELD) - Practical Number - 7

Name:- Kaustubh Shrikant Kabe

Class:- Second Year Engineering

Div:- A

Roll Number:-

Batch:-

Department:- Computer Department

College:- AISSMS's IOIT

Title:-

Parity Generator and Checker.

Aim:-

Design and Implement parity generator and checker using EX-OR gate.

Objective:-

Learn even/odd parity generator/checker using EX-OR gate.

Theory:-

Parity- A term used to specify the number of one's in a digital word as odd/even.

Even Parity Generator-

Will produce a logic 1 at its output if the data word contains an odd number of ones. If the data contains an even number of ones then the output of the parity generator will be low.

Parity Checker-

At the receiving end a logic circuit is used to check the parity

of receiving information, and determines whether error is included in the message or not.

Even bit Parity code:-

Total number of ones in parity code is even.

Odd bit Parity code:-

Total number of one's in parity code word is odd.

Truth Table:-

④ Parity Generator:-


① Even Parity Generator-

Input			Output
B_2	B_1	B_0	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


Expression for output using k-map

$B_2 \backslash B_1 B_0$	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$P = B_2 (\text{EX-OR}) B_1 (\text{EX-OR}) B_0$$



- Even Parity Generator



② Odd Parity Generator :-


Input			Output
B_2	B_1	B_0	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Expression using k-map.


$B_2 \backslash B_1 B_0$	00	01	11	10
0	1	0	1	0
1	0	1	0	1

$$Y = B_2 (\text{EX-NOR}) B_1 (\text{EX-NOR}) B_0$$

$$= B_2 (\text{EX-OR}) B_1 (\text{EX-OR}) B_0$$



- Odd Parity Generator



③ Parity Checker :-

① Odd Parity Checker:-


[0 → Error
1 → Not Error]


Input				Output
Parity(P)	B_2	B_1	B_0	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Expression using K-map

$P \backslash B_2 B_1 B_0$	00	01	11	10
00	1	0	1	0
01	0	1	0	1
11	1	0	1	0
10	0	1	0	1

$$Y = P(\text{EX-OR})B_2(\text{EX-OR})B_1(\text{EX-OR})B_0$$





② Even Parity Checker -


$0 \rightarrow \text{Error}$
 $1 \rightarrow \text{Not Error}$


Input				Output
Parity (P)	B_2	B_1	B_0	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Expression using k-map.

$P B_2$ \ $B_1 B_0$	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$$Y = P(\text{EX-OR}) B_2 (\text{EX-OR}) B_1 (\text{EX-OR}) B_0$$






* IC's Used:-

1) EX-OR Gate - (IC 7486)

2) NOT Gate - (IC 7404)



Outcomes:-

Thus we study parity generator and checker and their truth tables.

Conclusion:-

Hence, we have design and implemented the parity generator and checker using EX-OR.