\* Digital Electronics and Logic Design (DELD) - Practical Number - 9 Name: - Shaustubh Shrikant Slabra.

Class: - Second Year Engineering.

Div: - A Roll Mumber: 
Batch: -Department: - lomputer Department. lollege: - AISSMS'S TOIT, Tille:-Ripple Courter Design of 2 bit and 3-bit ripple counter using MS-JK flip flops. Abjective: To design 2-bit and 3-bit ripple counter with help of MS-JK flip-flops Theory:

Asynchronous counter Ripple lounter:

A digital counter is set of flip flop

An ripple counter uses T flip flop to perform a counting function.

In ripple counter, first flip flops is clocked with clock put

and then each successive flip-flops is clocked by Q and Q. Types:I Down lounter

Down lounter.

Truth Table and Logic Diagrams:
(1) Up Counter->

Description of the Counters of the Counter of the Co

lounting State	Dutput QA QB		
	QA 1	QB	
0	0	0	
1	0	1	
2	1	0	
3	1	1	






fig: - 2 bit Up counter.






2 Down Counter ->


Counter	Au	put. QB
State	QA	QB
3	1	1
2	1	0
1	0	1
0	0	0

TA JSB JB MSB
CHA A A RB

WA RB

fig: - 2-bit Down lounter.








## B) 3-bit Ripple lounters

1 Up lounter:


lounter	Dutnut			
State	QA	QB	Qc	
0	0	0	0	
1	0	0	1	
2	0	1	0	
3	0	1	1	
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	1	1	1.	









2 Down Sounte	lounter	Rutput			
	State	QA	QB	QC	
	7	1	1	1.	
	6	1	1	0	
	5	1	0	1	
	4	1	0	0	
	3	0	1	1	
	2	0	1	0	
	1	0	0	1	
	0	0	0	0	







3 Work for dividing frequency Thus are implemented by and down right counter using IC7476. Hence, we have design 2 bit and 3 bit right counter wing