

# Multi-bit throughput LFSRs \*

## Theory and Verilog Implementation


Kaveh Fazli

December 23, 2025

### 1 - Introduction to LFSRs

LFSRs (Linear feedback shift register) are fascinating circuits. They are so simple to implement while their mathematical theory is so complicated that an engineer cannot fully comprehend. In this article we discuss LFSRs from digital design point of view with a little mathematical theories.

Let's start with a simple example. [Figure 1](#) shows a 4-bit LFSR. Four registers are connected as shift-right registers. At every clock (not shown here) a new value is calculated for the MSB bit  $b_3$  by XORing the old values of bits  $b_3$  and  $b_0$ . This new value is pushed to the MSB bit and all bits shift to the right. Old LSB bit  $b_0$  is lost or pushed out to be used as the output of this LFSR circuit.



**Figure 1:** A 4-bit LFSR

An  $n$  bit LFSR has  $2^n$  states. The LFSR in [Figure 1](#) has 16 states. Its state diagram is shown in [Figure 2](#). If this LFSR starts with the state 'h0, it stays in this state forever. Otherwise it goes through all  $2^n - 1 = 15$  states periodically. Note that each state has 3 bits similar to its previous and the next state.

[Figure 3](#) shows the bitstream generated by our LFSR. the bitstream also has the period of 15 bits. The states of the registers are also shown on the bitstream. The 3-bit overlap of the states is obvious.


If we look at the state of the registers every 4 clocks as shown in [Figure 4](#), then the states wont have fixed similarities with the neighboring states. Because the period of the bitstream 15 is not a multiple of 4, the states go beyond one period of the bitstream before repeating. Actually, the

---


\*Copyright © 2025 Kaveh Fazli

This article is licensed under the MIT License. Please see the [Appendix A](#) for licensing and liability details.


period of the new state transition is also 15. It means we go through all 4-bit states except 0 before getting back to the first state, but with a different sequence. The state diagram is shown in [Figure 5](#)




**Figure 2:** The state diagram for the 4-bit LFSR in Figure 1



**Figure 3:** The bitstream generated by the 4-bit LFSR in Figure 1



**Figure 4:** The bitstream with 4-bit groups




**Figure 5:** The state transition every 4 clocks

## 2 - The randomness of the bitstream generated by an LFSR

Solomon Golomb (1932 – 2016) was the first mathematician who studied and proved many properties of LFSRs in his 1967 book *"Shift Register Sequences"*[1][2]. In his book he answered the question of how we can define randomness in a sequence of bits that is basically deterministic. He provided three postulates to define a sequence randomness and then mathematically proved that sequences generated by an LFSR satisfy these three postulates to a high degree[3].

We describe the three postulates and examine them on a 6-bit LFSR shown in Figure 6. One period of the sequence (bitstream) that it generates is shown in the Figure 7 and its sequence properties shown in Table 1.

1. **Balance Property:** In a full cycle, the number of 1s and 0s must be equal.  
As the period of the sequence generated by an LFSR is always an odd number ( $2^n - 1$ ), the number of 1s and 0s are always different by 1. This disparity becomes negligible for LFSRs with higher number of bits ( $n$ ).
2. **Run Property:** Runs are consecutive sequences of 1s or 0s. There should be equal numbers of 0-runs and 1-runs for each length. Also runs should follow a geometric pattern: half are length 1, one-fourth length 2, one-eighth length 3, and so on.  
as seen in Table 1, the run property is also satisfied with a little disparity. Note that one and only one run of 1s with the length of ( $n$ ) always exists and a run of 0s with the length of ( $n$ ) never exists.
3. **Autocorrelation Property:** Autocorrelation function for a period of a sequence can be described this way: We make  $t$  bits of circular shift to the sequence. Circular shift means that as we shift, we inject the bits that are pushed out back to the other side. Then, we compare the shifted sequence with the original sequence and count the number of similar bits. As we do the same process for different value of  $t$ , we get the autocorrelation function. For  $t = 0$ , which means comparing the sequence with itself the autocorrelation value is  $(2^n - 1)$  the length of the sequence period. for other  $t$  values it is less. For a random sequence, the value of the autocorrelation function for  $t \neq 0$  should be constant. In our sequence of Figure 7, the autocorrelation value for  $t = 0$  is 63 and for any  $t \neq 0$  is a constant number 31, as shown in Figure 8.




**Figure 6:** A 6-bit LFSR

0 1 0 1 0 11 00 11 0 111 0 11 0 1 00 1 00 111 000 1 0 1111 00 1 0 1 000 11 0000 1 00000 111111

**Figure 7:** The bitstream of the 6-bit LFSR in Figure 6

Properties	0s	1s
Total bits	63	
Total runs	32	
Bits	31	32
Runs	16	16
Runs of length 1	8	8
Runs of length 2	4	4
Runs of length 3	2	2
Runs of length 4	1	1
Runs of length 5	1	
Runs of length 6		1

**Table 1:** Properties of the bitstream shown in Figure 7



**Figure 8:** Autocorrelation function of the bitstream shown in Figure 7

### 3 - Characteristic polynomials and Taps

In this section we discuss the proper feedback circuit[3]. The complete name for the LFSR circuits we discussed in the previous sections is *maximal length sequence*, or *m-sequence LFSRs*. In literature, including this article, LFSR implies *m-sequence LFSR*. In order to get maximal length sequence out of an LFSR, the feedback circuit must be carefully selected. The feedback circuit is always XOR of a few bits of the registers. The location of the registers selected for the input of the XORs is called **taps**. For the LFSR in Figure 1, taps are 0 and 3 and, for the LFSR in Figure 7, taps are 0 and 1.

For every LFSR size, there are a few valid combination of the taps. There are documents that provide tables of valid taps for each LFSR size. However, there 2 traditions to number the bits of the registers. We use the tradition of numbering from  $n - 1$  to 0. In some literature, they use numbering from 1 to  $n$ . If you see for a 6-bit LFSR a tap at 6 is mentioned, it means they are using 1 to  $n$  tradition.

When Golomb was studying LFSRs, he noticed similarity of LFSRs behavior with Galois Field (GF) polynomials. He defined a characteristic polynomial in  $GF(2)$  for an LFSR as follows: The polynomial degree is the size of the LFSR. So, always a term  $x^n$  exists. In addition, there is one polynomial term for each tap with the degree corresponding to the tap. For example, for the 4-bit LFSR in [Figure 1](#) with taps at 0 and 3, the characteristic polynomial is

$$x^4 + x^3 + 1$$

For the 6-bit LFSR in [Figure 6](#) with taps at 0 and 1, the characteristic polynomial is

$$x^6 + x + 1$$


By knowing the characteristic polynomial of an LFSR, you know both the size and the tap locations of the LFSR.

All the properties of an LFSR we discussed before, including being a maximal length sequence generator, relies on the condition that its characteristic polynomial being *primitive*. We don't go to the mathematical meaning of it. Now, It's up to mathematicians to find *primitive* polynomials of different degrees in  $GF(2)$  field. We will just take the coefficients of those polynomials as the taps in our feedback circuit.


An important property of a primitive polynomial is that its **reciprocal** is also a primitive polynomial. to find the reciprocal of a polynomial subtract the power of each term from the polynomial degree.

$$x^8 + x^6 + x^5 + x^4 + 1 \Rightarrow x^8 + x^4 + x^3 + x^2 + 1$$

$$8 \Rightarrow 0, \quad 6 \Rightarrow 2, \quad 5 \Rightarrow 3, \quad 4 \Rightarrow 4, \quad 0 \Rightarrow 8,$$



**Figure 9:** The implementation of  $x^8 + x^6 + x^5 + x^4 + 1$



**Figure 10:** The implementation of  $x^8 + x^4 + x^3 + x^2 + 1$

### 3 - Where to find valid tap numbers

Not many engineering documents I found with a table of valid taps. A Xilinx document [4] is the only one so far. There are more references in mathematics world. However you should search for *Primitive Binary Polynomials*. The document may not even mention LFSR word. I found three documents in this subject [5] [6] [7]. Note that for any LFSR size there are many valid group of taps, but the documents usually publish only one or two of them. So, the documents could choose different groups and the numbers be different in each document.

As the format of the tables are different in each document and confusing, I explain briefly the format in these 4 document.

1. A part of taps table in Xilinx document[4] is shown in Figure 11. This document uses the convention of 1 to  $n$  numbering. To convert the tap number to  $n - 1$  to 0 convention, the tap numbers must be subtracted from LFSR size ( $n$ ). For example for LFSR size 4 the table gives us numbers 4, 3. To convert it to the convention we used in early sections they becomes 0, 1. Another example: for LFSR size 47 the tap numbers in our convention is 0, 5.

**Linear  
Feedback Shift  
Register Taps**

Table 1 lists the appropriate taps for maximum-length LFSR co  
outputs are designated as 1 through  $n$  with 1 as the first stage.

*Table 1: Taps for Maximum-Length LFSR Counters*

$n$	XNOR from	$n$	XNOR from	$n$	XNOR from
3	3,2	45	45,44,42,41	87	87,74
4	4,3	46	46,45,26,25	88	88,87,17,16
5	5,3	47	47,42	89	89,51
6	6,5	48	48,47,21,20	90	90,89,72,71
7	7,6	49	49,40	91	91,90,8,7
8	8,6,5,4	50	50,49,24,23	92	92,91,80,79

**Figure 11:** A part of taps table in [4]

2. A part of taps table in [5] is shown in Figure 12. Although, they don't call it taps table. The document uses the same  $n - 1$  to 0 convention that we use. However, the table has a strange format. There is a ": 1" in front of every number. Just ignore them as shown for LFSR size 5. So, For LFSR size 5, the taps are at bit 0 and 2. Another note about this table is that use only the section dedicated for  $p = 2$ . The table has other sections for other prime numbers  $p = 3, p = 5$ , etc that we don't use.

<b>p=2</b>	
2:1, 1: 1, 0: 1	54:1, 8: 1, 6: 1, 3: 1, 0: 1
3:1, 1: 1, 0: 1	55:1,24: 1, 0: 1
4:1, 1: 1, 0: 1	56:1, 7: 1, 4: 1, 2: 1, 0: 1
5:1, 2: 1, 0: 1	57:1, 7: 1, 0: 1
6:1, 1: 1, 0: 1	58:1,19: 1, 0: 1
7:1, 1: 1, 0: 1	59:1, 7: 1, 4: 1, 2: 1, 0: 1
8:1, 4: 1, 3: 1, 2: 1, 0: 1	60:1, 1: 1, 0: 1
	61:1, 5: 1, 2: 1, 1: 1, 0: 1

**Figure 12:** A part of taps table in [5]

3. A part of taps table in [6] is shown in Figure 13. This table provides 2-tap, 4-tap and 5-tap values for each LFSR size, if exists. To save space, the table doesn't show the tap 0 which always exists. So, For LFSR size 5, the taps are at bit 0 and 2, if we want 2 taps. If we want 4 taps, the taps are at bit 0, 1, 2 and 3. The reason the title of the 2-tap values is  $k = 3$  is that  $k$  indicates the number of terms in the characteristic polynomials. In the characteristic polynomials we have an extra term for  $x^n$ . So, the characteristic polynomials of LFSR size 5 according to this table are

$$x^5 + x^2 + 1$$

$$x^5 + x^3 + x^2 + x + 1$$

$k$	3	5			7				
$n$									
2	1								
3	1								
4	1								
5	2	1	2	3					
6	1	1	4	5					
7	1	2	3	4	1	2	3	4	5
8		1	2	7	2	4	5	6	7
9	4	3	5	6	2	3	6	7	8
10	3	2	3	8	1	2	5	6	7

**Figure 13:** A part of taps table in [6]

4. A part of taps table in [7] is shown in [Figure 14](#). This is the most straight forward table among all we saw. It provides only one 2-tap or 4-tap values for each LFSR size.


<i>Exponents of Terms of Primitive Binary Polynomials</i>									
1	0							41	3 0
2	1	0						42	23 22 1 0
3	1	0						43	6 5 1 0
4	1	0						44	27 26 1 0
5	2	0						45	4 3 1 0
6	1	0						46	21 20 1 0
7	1	0						47	5 0
8	6	5	1	0				48	28 27 1 0
9	4	0						49	9 0

**Figure 14:** A part of taps table in [7]

## 4 - Multi-bit throughput - example

An LFSR, in its basic circuit shifts one bit per clock and generates one random bit output. In this section we will see how we can modify the basic circuit to shift and generate more bits per clock. We start with an example and then will generalize the concept. Consider the LFSR in [Figure 15](#). The state of the circuit at clock  $t$   $S(t)$  is the value of each bit at clock  $t$

$$S(t) = [ b_5(t), b_4(t), b_3(t), b_2(t), b_1(t), b_0(t) ]$$



**Figure 15:** A basic 6-bit LFSR

The state after 1 and 2 clock can be written based on the state at clock  $t$

$$S(t+1) = [ b_5(t+1), \quad b_4(t+1), \quad b_3(t+1), \quad b_2(t+1), \quad b_1(t+1), \quad b_0(t+1) ] \quad \textbf{(1)}$$

$$= [ b_1(t) \oplus b_0(t), \quad b_5(t), \quad b_4(t), \quad b_3(t), \quad b_2(t), \quad b_1(t) ] \quad \textbf{(2)}$$

$$S(t+2) = [ b_1(t+1) \oplus b_0(t+1), \quad b_5(t+1), \quad b_4(t+1), \quad b_3(t+1), \quad b_2(t+1), \quad b_1(t+1) ] \quad \textbf{(3)}$$

$$= [ b_2(t) \oplus b_1(t), \quad b_1(t) \oplus b_0(t), \quad b_5(t), \quad b_4(t), \quad b_3(t), \quad b_2(t) ] \quad \textbf{(4)}$$



It's better to show the equation (3) relationships in a table:

**Table 2:** Value of each bit based on the values 2 clock before in LFSR in Figure 15

The diagram shows a 6-bit shift register with outputs labeled  $b_5$  through  $b_0$  from left to right. The register is connected to two OR gates. The first OR gate has inputs from  $b_5$  and  $b_4$ , and its output is connected to the input of  $b_5$ . The second OR gate has inputs from  $b_5$  and  $b_2$ , and its output is connected to the input of  $b_4$ . This configuration implements a linear feedback shift register (LFSR) with the characteristic polynomial  $x^6 + x^4 + x^2 + 1$ .

9


## 5 - Multi-bit throughput - generalization and limitation

Figure 17 shows the generalization of the concept we saw in the last section. The feedback circuit<sup>1</sup> shown as a box. We want our LFSR generate  $k$  bits every clock, so we need to repeat feedback circuit  $k$  times from number 0 to  $k - 1$ . The input taps of the feedback 0 are at original bit locations. However, the output of feedback 0 is fed to bit  $n - k$ . The location of inputs and outputs of other feedback circuits can be find by adding 1 to the location of the previous circuit. Until we get to the feedback  $k - 1$ , the output of the last circuit is connected to  $(n - k) + (k - 1) = (n - 1)$ th register.

Then, all registers will shift right  $k$  bits. It means old values of registers  $k$  to  $n - 1$  move to registers 0 to  $n - 1 - k$ . Note that in the Figure 17, we show the two  $k$  bits at the MSB registers and the two  $k$  bits at the LSB registers. It is not necessary that  $k$  divides  $n$ .

The only necessary condition is that the inputs of the  $k - 1$ th feedback should not be connected to the most  $k$ -bit LSB registers where the outputs of the other feedback circuits are connected. To satisfy this condition, the original maximum tap should not be located in the last two  $k$ -bit registers. We can write it as:

$$\text{MAX TAP} < \text{WIDTH}(n) - 2 * \text{Throughput}(k)$$



**Figure 17:** A general LFSR with  $k$ -bit shift and throughput

<sup>1</sup>it is worth mentioning that, this method works for any kind of feedback circuit not just "linear feedback". If the feedback circuit consists of only XOR gates, it would be "linear". However, LFSRs don't have much applications in cryptography because they can be hacked easily. Instead, "Non-linear" feedback shift registers are popular in cryptography, meaning that the feedback circuit would be more complicated.

## 6 - Multi-bit throughput - implementation

The LFSR with multi-bit throughput that discussed in the previous section is implemented in Verilog and is available in a GitHub public repository[8] under MIT free software licence.

There is only one module named *mbt\_lfsr* in the file with the same name and a corresponding testbench file named *mbt\_lfsr\_tb.v*. Both RTL and the testbench intentionally written in plain Verilog without using SystemVerilog constructs to be compatible with all EDAs. It has been tested using Icarus free Verilog compiler.

[Listing 1](#) shows the header of the module. All aspects of the LFSR is parametrized. The default parameters values define a valid 26-bit LFSR with 2 taps and 8-bit throughput. Some examples of instantiation of the module is provided in [Listing 2](#).

```
module mbt_lfsr(out, clk, reset, seed_str, seed_val);

    parameter WIDTH = 26; //# of LFSR bits
    parameter TPUT = 8;   //# of TPUT bits
    // Up to 6 taps can be defined. Leave unused TAPs to 0
    parameter TAP0 = 0;
    parameter TAP1 = 3;
    parameter TAP2 = 0;
    parameter TAP3 = 0;
    parameter TAP4 = 0;
    parameter TAP5 = 0;

    output wire [TPUT-1:0] out;
    input  wire clk, reset;
    input  wire seed_str;
    input  wire [WIDTH-1:0] seed_val;
```

**Listing 1:** mbt\_lfsr Verilog module header

```

wire value_1b;
wire [7:0] value_8b;
wire [8:0] value_9b;
wire [7:0] value_8b_s;
wire [5:0] value_6b;
wire [15:0] value_16b;
wire [23:0] value_24b;
wire [23:0] value_24b2;
//Default LFSR with 1 bit throughput
mbt_lfsr #(.TPUT(1)) lfsr_def_1b (value_1b, clk, reset, 1'b0, 26'b0);
//Default LFSR with 8 bits throughput
mbt_lfsr #(.TPUT(8)) lfsr_def_8b (value_8b, clk, reset, 1'b0, 26'b0);
//Default LFSR with 9 bits throughput
mbt_lfsr #(.TPUT(9)) lfsr_def_9b (value_9b, clk, reset, 1'b0, 26'b0);
//Default LFSR with 8 bits throughput and seed provided by seed_str
mbt_lfsr #(.TPUT(8))
    lfsr_def_8b_s (value_8b_s, clk, reset, seed_str,
        26'b10100101_00000000_11111111_11 ) ;
// 6 bits throughput from 4-tap 30-bit LFSR
mbt_lfsr #(.WIDTH(30), .TPUT(6), .TAP3(16), .TAP2(15), .TAP1(1), .TAP0(0) )
    lfsr_30_4 (value_6b, clk, reset, 1'b0, 30'b0);
// 16 bits throughput from 2-tap 35-bit LFSR
mbt_lfsr #(.WIDTH(35), .TPUT(16), .TAP1(2), .TAP0(0) )
    lfsr_35_16 (value_16b, clk, reset, 1'b0, 35'b0);
// 24 bits throughput from 2-tap 52-bit LFSR
mbt_lfsr #(.WIDTH(52), .TPUT(24), .TAP1(3), .TAP0(0) )
    lfsr_52_24 (value_24b, clk, reset, 1'b0, 52'b0);
// 24 bits throughput from 6-tap 72-bit LFSR
mbt_lfsr #(.WIDTH(72), .TPUT(24),
    .TAP5(22), .TAP4(14), .TAP3(11), .TAP2(10), .TAP1(6), .TAP0(0) )
    lfsr_72_24 (value_24b2, clk, reset, 1'b0, 72'b0);

```

**Listing 2:** Examples of mbt\_lfsr module instantiation

## References

- [1] S.W. Golomb, "*Shift Register Sequences*", Holden-Day, San Francisco, CA., 1967
- [2] S.W. Golomb, "*Shift Register Sequences*", Revised ed., Laguna Hills, Aegean Park Press, June 1981
- [3] S.W. Golomb, G. Guang, "*Signal Design for Good Correlation For Wireless Communication, Cryptography, and Radar*", Cambridge, Cambridge University Press, July 2005
- [4] Xilinx, "*Linear Feedback Shift Registers in Virtex Devices*", XAPP210 (v1.3) April 30, 2007  
<https://docs.amd.com/v/u/en-US/xapp210>
- [5] T. Hansen, G. Mullen, "*Primitive Polynomials Over Finite Fields*" Mathematics of Computation Vol. 59, No. 200 (Oct., 1992), pp. 639-643  
<https://www.ams.org/journals/mcom/1992-59-200/S0025-5718-1992-1134730-7/S0025-5718-1992-1134730-7.pdf>
- [6] M. Zivkovic, "*A Table of Primitive Binary Polynomials*", 1985  
<https://poincare.matf.bg.ac.rs/~ezivkovm/publications/primpoll.pdf>
- [7] W. Stahnke, "*Primitive Binary Polynomials*", mathematics of computation, volume 27, number 124, October 1973  
<https://www.ams.org/journals/mcom/1973-27-124/S0025-5718-1973-0327722-7/S0025-5718-1973-0327722-7.pdf>
- [8] Kaveh Fazli, "*MBT\_LFSR, Multi-bit-throughput LFSR*", Github repository  
[https://github.com/Kaveh-Fazli/MBT\\_LFSR/tree/main](https://github.com/Kaveh-Fazli/MBT_LFSR/tree/main)

## **Appendix A - licensing and liability**

MIT License

Copyright © 2025 Kaveh Fazli

Permission is hereby granted, free of charge, to any person obtaining a copy of this article and associated documentation files (the "Article"), to deal in the Article without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Article, and to permit persons to whom the Article is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Article.

THE ARTICLE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE ARTICLE OR THE USE OR OTHER DEALINGS IN THE ARTICLE.