

Cross-Layer Thermal-Aware Scheduling: A Mini Literature Review

Rising power density in modern processors has intensified thermal management challenges, particularly in high-performance and mobile computing systems. Conventional approaches rely mainly on hardware and operating system techniques such as dynamic voltage and frequency scaling (DVFS), clock throttling, and active cooling. Although effective, these methods are reactive and can negatively impact performance and energy efficiency (Skadron *et al.*, 2004).

Cross-layer thermal-aware scheduling introduces a proactive methodology by incorporating thermal considerations into the compiler. In this approach, temperature is treated as an optimization constraint during compilation, enabling the restructuring of program execution to reduce thermal hotspots before runtime.

Brooks and Martonosi (2001) demonstrated that instruction scheduling decisions significantly affect processor temperature, showing that software-level optimizations can complement hardware thermal control. Thermal-aware compilers exploit this by reordering high-power and low-power instructions to distribute heat generation more evenly without reducing clock frequency.

Thermal modeling frameworks further support this methodology by allowing compilers to estimate the temperature impact of scheduling decisions during static analysis (Skadron *et al.*, 2004). Recent work by Li *et al.* (2019) extends thermal-aware compilation through feedback-directed and machine learning techniques, enabling adaptive scheduling across workloads and platforms.

Overall, cross-layer thermal-aware scheduling shifts thermal management from reactive hardware mechanisms to proactive software-driven optimization, offering a promising path toward energy-efficient and fanless computing systems.

References (IEEE-Adapted Harvard Style)

1. Brooks, D. and Martonosi, M., 2001. Dynamic thermal management for high-performance microprocessors. *Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA)*. IEEE, pp.171–182.
2. Skadron, K., Stan, M.R., Sankaranarayanan, K., Huang, W., Velusamy, S. and Tarjan, D., 2004. Temperature-aware microarchitecture. *Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA)*. IEEE, pp.2–13.
3. Li, H., Wu, Q., Qiu, M. and Pedram, M., 2019. Thermal-aware compiler optimizations using machine learning. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 38(11), pp.2060–2073.

