Counter in Gray code, variable number of bits, up/down, reset

Gray code 3 bit up counter

	Present state			Next state		
Dec	q_2	q_1	q_0	d_2	d_1	d_0
0	0	0	0	0	0	1
1	0	0	1	0	1	1
2	0	1	1	0	1	0
3	0	1	0	1	1	0
4	1	1	0	1	1	1
5	1	1	1	1	0	1
6	1	0	1	1	0	0
7	1	0	0	0	0	0

d_2:



$d_2 = q_2q_0 + q_1/q_0$

d_1 :



$d_1 = /q_2q_0 + q_1/q_0$

d_0:



Gray code 3 bit down counter

	Present state			Next state		
Dec	q_2	q_1	q_0	d_2	d_1	d_0
0	0	0	0	1	0	0
7	1	0	0	1	0	1
6	1	0	1	1	1	1
5	1	1	1	1	1	0
4	1	1	0	0	1	0
3	0	1	0	0	1	1
2	0	1	1	0	0	1
1	0	0	1	0	0	0

K maps

d_2:



$d_2 = /q_1/q_0 + q_2q_0$

d_1:

q_2 \ q_1q_0	00	01	11	10
0	0	0	0	1
1	0	1	1	1

$d_1 = q_2q_0 + q_1/q_0$

d_0:

q_2 \ q_1q_0	00	01	11	10
0	0	0	1	1
1	1	1	0	0

$d_0 = q_2/q_1 + /q_2q_1$

Gray code 4 bit up counter

	Present state				Next state			
Dec	q_3	q_2	q_1	q_0	d_3	d_2	d_1	d_0
0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	1	1
2	0	0	1	1	0	0	1	0
3	0	0	1	0	0	1	1	0
4	0	1	1	0	0	1	1	1
5	0	1	1	1	0	1	0	1
6	0	1	0	1	0	1	0	0
7	0	1	0	0	1	1	0	0
8	1	1	0	0	1	1	0	1
9	1	1	0	1	1	1	1	1
10	1	1	1	1	1	1	1	0
11	1	1	1	0	1	0	1	0
12	1	0	1	0	1	0	1	1
13	1	0	1	1	1	0	0	1
14	1	0	0	1	1	0	0	0
15	1	0	0	0	0	0	0	0

d_3:



$d_3 = q_2/q_1/q_0 + q_3q_0 + q_3q_1$

d_2:



$d_2 = q_2/q_1 + q_2q_0 + /q_3q_1/q_0$

d_1:



$d_1 = / q_3/q_2q_0 + q_3q_2q_0 + q_1/q_0$

d_0:



$d_0 = /q_3/q_2/q_1 + /q_3q_2q_1 + q_3q_2q_1 + q_3/q_2q_1$

Gray code 4 bit down counter

	Present state				Next state			
Dec	q_3	q_2	q_1	q_0	d_3	d_2	d_1	d_0
15	1	0	0	0	1	0	0	1
14	1	0	0	1	1	0	1	1
13	1	0	1	1	1	0	1	0
12	1	0	1	0	1	1	1	0
11	1	1	1	0	1	1	1	1
10	1	1	1	1	1	1	0	1
9	1	1	0	1	1	1	0	0
8	1	1	0	0	0	1	0	0
7	0	1	0	0	0	1	0	1
6	0	1	0	1	0	1	1	1
5	0	1	1	1	0	1	1	0
4	0	1	1	0	0	0	1	0
3	0	0	1	0	0	0	1	1
2	0	0	1	1	0	0	0	1
1	0	0	0	1	0	0	0	0
0	0	0	0	0	1	0	0	0

d_3:



$d_3 = /q_2/q_1/q_0 + q_3/q_1q_0 + q_3q$

d_2:

q_3q_2 \ q_1q_0	00	01	11	10
00	0	0	0	0
01	1	1	1	0
11	1	1	1	1
10	0	0	0	1

$$d_2 = q_2/q_1 + q_2q_1q_0 + q_3q_1/q_0$$

d_1:

q_3q_2 \ q_1q_0	00	01	11	10
00	0	0	0	1
01	0	1	1	1
11	0	0	0	1
10	0	1	1	1

$$d_1 = /q_3q_2q_0 + q_3/q_2q_0 + q_1/q_0$$

d_0

q_3q_2 \ q_1q_0	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	0	0	1	1
10	1	1	0	0

$d_0 = /q_3/q_2q_1 + /q_3q_2/q_1 + q_3q_2q_1 + q_3/q_2/q_1$

Schematic diagram




top:1
clk_divider
three_bit_up
mux
hex_to_sseg
a1
a2
a6
a7
three_bit_down
a3
four_bit_up
a4
four_bit_down
a5
gnd
XST_GND
vcc
XST_VCC
top

3 bit up counter

```
30      --s
31      process(clk,rst,d)
32      begin
33      if rst ='0' then
34      counter<="0000";
35      elsif (clk'event and clk='1') then
36
37         if counter = "0100" then
38            counter<="0000";
39         else
40            counter<=d;
41
42      end if;
43      end if;
44      end process;
45
46      --k
47      process(counter)
48      begin
49      d(3)<= '0';
50      d(2) <= (counter(2) and (not counter(1))) or (counter(2) and  counter(0)) or ((not
      counter(3)) and counter(1) and (not counter(0)));
51      d(1) <= ((not counter(3)) and (not counter(2)) and counter(0)) or ( counter(3) and
      counter(2) and counter(0)) or (counter(1) and (not counter(0))) ;
52      d(0) <= ((not counter(3)) and (not counter(2)) and (not counter(1))) or ((not
      counter(3)) and counter(2) and counter(1)) or (counter(3) and counter(2) and (not
      counter(1))) or (counter(3) and (not counter(2)) and counter(1)) ;
53      end process;
```

Main file code

```
2   library IEEE;
3   use IEEE.STD_LOGIC_1164.ALL;
4   use ieee.std_logic_unsigned.all;
5
6   entity top is
7   Port(    clk_i: in std_logic;
8         btn_i: in std_logic;
9         sw_i: in std_logic_vector(1 downto 0);
10        disp_sseg_o: out std_logic_vector(6 downto 0);
11        disp_digit_o : out std_logic_vector(4-1 downto 0)
12        );
13  end top;
14
15  architecture Behavioral of top is
16
17     ----------------------------------------------------
18     component clk_divider is
19     generic (DIVIDER : positive :=8000);
20  Port          (CLK_IN   : in std_logic;
21                 CLK_OUT : out std_logic;
22                     PULSE    : out std_logic
23                 );
24  end component;
25     ----------------------------------------------------
26  component three_bit_up is
27  Port          (clk: in std_logic;
28                 rst: in std_logic;
29                 q: out std_logic_vector(3 downto 0)
30                 );
31  end component;
32     ----------------------------------------------------
33  component three_bit_down is
34  Port          (clk: in std_logic;
35                 rst: std_logic;
36                 q: out std_logic_vector(3 downto 0)
37                 );
38  end component;
39     ----------------------------------------------------
40        component four_bit_up is
41     Port       (clk: in std_logic;
42                 rst: std_logic;
43                 q: out std_logic_vector(3 downto 0)
44                 );
45        end component;
46     ----------------------------------------------------
47
48     component four_bit_down is
49     Port          (clk: in std_logic;
```

```
49      Port         (clk: in std_logic;
50                rst: std logic;
51                q  : out std_logic_vector(3 downto 0)
52               );
53      end component;
54      ------------------------------------------------
55
56      component hex_to_sseg is
57         port(q_in : in  STD_LOGIC_VECTOR(3 downto 0);
```

```
58              q_out: out STD_LOGIC_VECTOR(6 downto 0)
59              );
60      end component;
61      ------------------------------------------------
62         component mux is
63      port(
64               a1      : in  std_logic_vector(3 downto 0);
65               a2      : in  std_logic_vector(3 downto 0);
66               a3      : in  std_logic_vector(3 downto 0);
67               a4      : in  std_logic_vector(3 downto 0);
68               sel     : in  std_logic_vector(1 downto 0);
69               b       : out std_logic_vector(3 downto 0));
70      end component;
71         ------------------------------------------------
72       signal clk_1Hz_s : std_logic;
73      signal q_s       : std_logic_vector(3 downto 0);
74      signal q_sd      : std_logic_vector(3 downto 0);
75      signal q_s4bu    : std_logic_vector(3 downto 0);
76      signal q_s4bd    : std_logic_vector(3 downto 0);
77      signal q_dec_out : std_logic_vector(6 downto 0);
78      signal q_mux_out : std_logic_vector(3 downto 0);
79
80   begin
81       a1: clk_divider generic map(DIVIDER=>8000)
82               port map(CLK_IN=>clk_i, CLK_OUT=>clk_1Hz_s);
83      a2: three_bit_up port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_s);
84      a3: three_bit_down port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_sd);
85      a4: four_bit_up port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_s4bu);
86      a5: four_bit_down port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_s4bd);
87      a6: mux port map(a1=>q_s,a2=>q_sd,a3=>q_s4bu,a4=>q_s4bd,sel=>sw_i,b=>q_mux_out);
88      a7: hex_to_sseg port map(q_in=>q_mux_out, q_out=>q_dec_out);
89      disp_sseg_o<=q_dec_out;
90      disp_digit_o<="1110";
91
92   end Behavioral;
```