
# Counter in Gray code, variable number of bits, up/down, reset

### Gray code 3 bit up counter

	Present state				Next state	
Dec	q <sub>2</sub>	q <sub>1</sub>	$q_0$	d <sub>2</sub>	d <sub>1</sub>	$d_0$
0	0	0	0	0	0	1
1	0	0	1	0	1	1
2	0	1	1	0	1	0
3	0	1	0	1	1	0
4	1	1	0	1	1	1
5	1	1	1	1	0	1
6	1	0	1	1	0	0
7	1	0	0	0	0	0

 $d_2$ :



$$d_2 = q_2 q_0 + q_1/q_0$$

 $d_1$ :

	q <sub>1</sub> q <sub>0</sub>	01	11	10
q <sub>2</sub> 0	0	1	1	1
1	0	0	0	1

$$d_1 = /q_2q_0 + q_1/q_0$$

d<sub>0</sub>:

	q <sub>1</sub> q <sub>0</sub> 00	01	11	10
<b>q</b> <sub>2</sub> 0	0	0	1	1
1	1	1	0	0

### Gray code 3 bit down counter

	Present state			Present state Next state			
Dec	$q_2$	q <sub>1</sub>	$q_0$	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	
0	0	0	0	1	0	0	
7	1	0	0	1	0	1	
6	1	0	1	1	1	1	
5	1	1	1	1	1	0	
4	1	1	0	0	1	0	
3	0	1	0	0	1	1	
2	0	1	1	0	0	1	
1	0	0	1	0	0	0	

K maps

d<sub>2</sub>:

$$d_2 = /q_1/q_0 + q_2q_0$$

d<sub>1</sub>:

	q₁q <sub>0</sub> 00	01	11	10
q <sub>2</sub> 0	0	0	0	1
1	0	1	1	1

$$d_1 = q_2 q_0 + q_1/q_0$$

d<sub>0</sub>:


	q₁q₀ 00	01	11	10
q <sub>2</sub> 0	0	0	1	1
1	1	1	0	0

$$d_0 = q_2/q_1 + /q_2q_1$$

## Gray code 4 bit up counter

	Present state				Next	state		
Dec	q <sub>3</sub>	$q_2$	q <sub>1</sub>	$q_0$	d <sub>3</sub>	d <sub>2</sub>	$d_1$	$d_0$
0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	1	1
2	0	0	1	1	0	0	1	0
3	0	0	1	0	0	1	1	0
4	0	1	1	0	0	1	1	1
5	0	1	1	1	0	1	0	1
6	0	1	0	1	0	1	0	0
7	0	1	0	0	1	1	0	0
8	1	1	0	0	1	1	0	1
9	1	1	0	1	1	1	1	1
10	1	1	1	1	1	1	1	0
11	1	1	1	0	1	0	1	0
12	1	0	1	0	1	0	1	1
13	1	0	1	1	1	0	0	1
14	1	0	0	1	1	0	0	0
15	1	0	0	0	0	0	0	0

d<sub>3</sub>:



$$d_3 = q_2/q_1/q_0 + q_3q_0 + q_3q_1$$

d<sub>2</sub>:

	q₁q₀ 00	01	11	10
q <sub>3</sub> q <sub>2</sub> 00	0	0	0	1
01	1	1	1	1
11	1	1	1	0
10	0	0	0	0

$$d_2 = q_2/q_1 + q_2q_0 + /q_3q_1/q_0$$

 $d_1$ :

	q <sub>1</sub> q <sub>0</sub> 00	01	11	10
q <sub>3</sub> q <sub>2</sub> 00	0	1	1	1
01	0	0	0	1
11	0	1	1	1
10	0	0	0	1

$$d_1 = / q_3/q_2q_0 + q_3q_2q_0 + q_1/q_0$$

d<sub>0</sub>:


	q <sub>1</sub> q <sub>0</sub> 00	01	11	10
q <sub>3</sub> q <sub>2</sub> 00	1	1	0	0
01	0	0	1	1
11	1	1	0	0
10	0	0	1	1

$$d_0 = /q_3/q_2/q_1 + /q_3q_2q_1 + q_3q_2q_1 + q_3/q_2q_1$$

## Gray code 4 bit down counter

	Present state				Next	state		
Dec	q <sub>3</sub>	$q_2$	$q_{\scriptscriptstyle 1}$	$q_0$	d <sub>3</sub>	$d_2$	$d_1$	$d_0$
15	1	0	0	0	1	0	0	1
14	1	0	0	1	1	0	1	1
13	1	0	1	1	1	0	1	0
12	1	0	1	0	1	1	1	0
11	1	1	1	0	1	1	1	1
10	1	1	1	1	1	1	0	1
9	1	1	0	1	1	1	0	0
8	1	1	0	0	0	1	0	0
7	0	1	0	0	0	1	0	1
6	0	1	0	1	0	1	1	1
5	0	1	1	1	0	1	1	0
4	0	1	1	0	0	0	1	0
3	0	0	1	0	0	0	1	1
2	0	0	1	1	0	0	0	1
1	0	0	0	1	0	0	0	0
0	0	0	0	0	1	0	0	0

d<sub>3</sub>:



$$d_3 = /q_2/q_1/q_0 + q_3/q_1q_0 + q_3q$$

d<sub>2</sub>:

	q₁q₀ 00	01	11	10
q <sub>3</sub> q <sub>2</sub> 00	0	0	0	0
01	1	1	1	0
11	1	1	1	1
10	0	0	0	1


$$d_2 = q_2/q_1 + q_2q_1q_0 + q_3q_1/q_0$$

d<sub>1</sub>:

	q₁q₀ 00	01	11	10
q <sub>3</sub> q <sub>2</sub> 00	0	0	0	1
01	0	1	1	1
11	0	0	0	1
10	0	1	1	1


$$d_1 = /q_3q_2q_0 + q_3/q_2q_0 + q_1/q_0$$


 $d_0 \\$ 



$$d_0 = /q_3/q_2q_1 + /q_3q_2/q_1 + q_3q_2q_1 + q_3/q_2/q_1$$

# Schematic diagram





#### 3 bit up counter

```
31
        process(clk,rst,d)
32
        begin
        if rst ='0' then
33
        counter <= "0000";
34
35
        elsif (clk'event and clk='1') then
36
37
           if counter = "0100" then
38
               counter<="0000";
39
           else
40
               counter <= d;
41
        end if:
42
        end if;
43
44
        end process;
45
46
47
        process (counter)
48
        begin
49
        d(3) \le '0';
        d(2) \le (counter(2) \text{ and } (not counter(1))) \text{ or } (counter(2) \text{ and } counter(0)) \text{ or } ((not counter(2)))
50
     counter(3)) and counter(1) and (not counter(0)));
       d(1) <= ((not counter(3)) and (not counter(2)) and counter(0)) or ( counter(3) and
51
     counter(2) and counter(0)) or (counter(1) and (not counter(0)));
       d(0) <= ((not counter(3)) and (not counter(2)) and (not counter(1))) or ((not
     counter(3)) and counter(2) and counter(1)) or (counter(3) and counter(2) and (not
     counter(1)) or (counter(3)) and (not) counter(2)) and counter(1));
53
        end process;
```

#### Main file code

```
library IEEE;
        use IEEE.STD_LOGIC_1164.ALL;
        use ieee.std_logic_unsigned.all;
        entity top is
Port( clk_i: in std_logic;
  6
7
                  cik_1: in std_logic;
btn_i: in std_logic;
sw_i: in std_logic_vector(1 downto 0);
disp_sseg_o: out std_logic_vector(6 downto 0);
disp_digit_o : out std_logic_vector(4-1 downto 0)
11
13
        end top;
14
15
        architecture Behavioral of top is
16
            component clk_divider is
generic (DIVIDER: positive :=8000);
rt (CLK_IN: in std_logic;
CLK_OUT: out std_logic;
PULSE: out std_logic
18
19
20
21
2.3
        end component;
25
        component three_bit_up is
26
                           (clk: in std_logic;
rst: in std_logic;
q: out std_logic_vector(3 downto 0)
27
28
30
                            ) ;
        end component;
31
32
        component three_bit_down is
33
                     (clk: in std_logic;
rst: std_logic;
q: out std_logic_vector(3 downto 0)
34
35
36
37
38
        end component;
39
                 component four_bit_up is
irt (clk: in std_logic;
    rst: std_logic;
    q: out std_logic_vector(3 downto 0)
40
42
44
                            );
                 end component;
45
             component four_bit_down is
49
                               (clk: in std_logic;
```

```
49
        Port
                   (clk: in std_logic;
50
                 rst: std logic;
51
                  q : out std_logic_vector(3 downto 0)
52
53
        end component;
54
55
56
        component hex_to_sseq is
57
          port(q_in : in STD_LOGIC_VECTOR(3 downto 0);
```

```
q out: out STD LOGIC VECTOR(6 downto 0)
59
                 );
60
         end component;
61
62
           component mux is
63
         port (
64
                            : in std logic vector(3 downto 0);
65
                   a2
                            : in std_logic_vector(3 downto 0);
                           : in std_logic_vector(3 downto 0);
: in std_logic_vector(3 downto 0);
: in std_logic_vector(1 downto 0);
66
                   a3
67
                   a4
68
                   sel
                            : out std_logic_vector(3 downto 0));
69
                   b
70
         end component;
71
         signal clk_1Hz_s : std_logic;
signal q_s : std_logic_vector(3 downto 0);
signal q_sd : std_logic_vector(3 downto 0);
72
73
74
75
         signal q s4bu : std logic vector(3 downto 0);
76
         signal q_s4bd : std_logic_vector(3 downto 0);
77
         signal q_dec_out : std_logic_vector(6 downto 0);
         signal q mux out : std logic vector(3 downto 0);
78
79
80
     begin
81
          al: clk divider generic map(DIVIDER=>8000)
82
                   port map(CLK IN=>clk i, CLK OUT=>clk 1Hz s);
83
         a2: three_bit_up port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_s);
         a3: three_bit_down port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_sd);
84
         a4: four_bit_up port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_s4bu);
85
86
         a5: four_bit_down port map(clk=>clk_1Hz_s, rst=>btn_i, q=>q_s4bd);
87
         a6: mux port map(a1=>q_s,a2=>q_sd,a3=>q_s4bu,a4=>q_s4bd,se1=>sw_i,b=>q_mux_out);
88
         a7: hex_to_sseg port map(q_in=>q_mux_out, q_out=>q_dec_out);
89
         disp_sseg_o<=q_dec_out;
90
         disp digit o<="1110";
91
92
    end Behavioral;
```