



Department of Electronic & Telecommunication
Engineering
University of Moratuwa, Sri Lanka

UART Implementation in FPGA Report

Submitted by:
Jayakody J.A.K. - 220247J & Jayarathne H.A.C.N. - 220252U
Team 12

Submitted in Partial Fulfillment of the Requirements for the
Module
EN 2111 – Electronic Circuit Design

09/05/2025

Contents

1	Introduction	2
1.1	Structure of an 8-bit UART Frame	2
1.2	Timing and Synchronization	3
2	System Overview	3
2.1	Top-Level System (transceiver)	3
2.2	3-Digit Multiplexed Display (display_3digit_multiplexed)	3
2.3	UART Communication	3
3	Detailed Design	4
3.1	Top-Level System Design – <code>transceiver</code>	4
3.2	Data Transmission	6
3.2.1	UART Transmitter (<code>uart_tx</code>)	6
3.3	Data Reception	8
3.3.1	UART Receiver (<code>uart_rx</code>)	8
3.4	3-Digit Multiplexed Display	12
3.5	Clocking and Control	14
4	RTL Design Verification and Testbenches	14
4.1	Testbench Description	14
4.1.1	UART TX test bench	15
4.1.2	UART RX testbench	18
4.1.3	Top Module Test bench	20
5	FPGA Implementation	22
6	Conclusion	24
7	Future Work	24

1 Introduction

This report describes the design and functionality of a top-level system composed of a UART transceiver and a 3-digit multiplexed display. The transceiver integrates UART (Universal Asynchronous Receiver/Transmitter) communication with a 7-segment display that shows data received over UART. A 4-bit switch input is used to send data, and the transmitted data is displayed on a 3-digit multiplexed 7-segment display.

The system is built using System Verilog and consists of several modules, including:

1. **transceiver**: Handles data transmission via UART and manages the 7-segment display.
2. **display_3digit_multiplexed**: Displays a number on a 3-digit 7-segment display.
3. **uart**: The base UART module used for data transmission and reception.
4. **seven_segment_decoder**: A module for decoding 4-bit values to 7-segment display values.

UART (Universal Asynchronous Receiver/Transmitter) is a serial communication protocol used for transmitting and receiving data between devices without a shared clock. The **8-bit UART protocol** specifically refers to a data frame that carries **8 bits (1 byte)** of actual data.

1.1 Structure of an 8-bit UART Frame

An 8-bit UART data frame typically includes:

- In IDLE state the line is held HIGH
1. **Start Bit (1 bit)**
 - Logic level **0** (LOW)
 - Indicates the beginning of a data frame.
 2. **Data Bits (8 bits)**
 - Actual data payload (can range from 0 to 255).
 - Sent LSB (Least Significant Bit) first by default.
 3. **Optional Parity Bit (0 or 1 bit) Not used in this implementation**
 - Error-checking bit (not used in your current design).
 4. **Stop Bit (5 bits were used as guard bits)**
 - Logic level **1** (HIGH)
 - Marks the end of the data frame.

1.2 Timing and Synchronization

- **Asynchronous Communication:** No clock is shared; both sender and receiver must agree on a common **baud rate** (We used 9600 as the baud rate).
- Each bit is held for a fixed duration (determined by the baud rate 5208 cycles at 50MHz in our case), and the receiver samples bits at the center of each bit period.

2 System Overview

2.1 Top-Level System (transceiver)

The top-level module integrates UART transmission and reception along with driving a 3-digit multiplexed 7-segment display. The components of this module include:

- **4-bit Switch (sw):** Provides input for transmission.
- **Button (btn):** Triggers data transmission when pressed.
- **3-Digit 7-Segment Display (seg and an):** Displays the data received via UART.
- **UART Interface:** Handles serial data transmission and reception between the system and external devices.

The Baud rate of the system is configured to be 9600 and the word width is set to be 8 bits.

2.2 3-Digit Multiplexed Display (display_3digit_multiplexed)

The display module controls the 3-digit multiplexed 7-segment display and converts the 8-bit data received via UART into a 3-digit decimal number. The module handles the following:

- **Input:** 8-bit data (num) representing the value to be displayed.
- **Output:** 7-segment segment control (seg) and active-low digit enable (an).

The module splits the 8-bit value into hundreds, tens, and units, displaying each value on a corresponding digit. It refreshes at a 1 kHz rate using the 50 MHz clock.

2.3 UART Communication

The UART module implements serial data transmission and reception:

- **Transmit:** The data is sent out using the tx line when the btn (send trigger) is pressed, and the sw input provides the 4-bit data padded with leading zeros to be transmitted.
- **Receive:** The data is received from an external source through the rx line and is stored in m_data when the receiver indicates that valid data is available (m_valid).

3 Detailed Design

3.1 Top-Level System Design – transceiver

The `transceiver` module integrates UART communication with a 3-digit 7-segment display to form a simple serial data transmission and display system.

Main Features

- **4-bit Switch (`sw`):** User input data ranging from 0 to 15.
- **Push Button (`btn`):** Triggers UART data transmission.
- **UART Interface:** Sends zero-extended 8-bit data (`0000xxxx`) via `tx` and receives 8-bit data via `rx`.
- **3-digit 7-Segment Display (`seg`, `an`):** Displays the received 8-bit value (0–255).

System Configuration

- **Baud Rate:** 9600
- **Clock Frequency:** 50 MHz
- **Word Length:** 8 bits
- **UART Format:** 1 start bit, 8 data bits, 1 stop bit

Operation

1. When the `btn` is pressed, the 4-bit `sw` value is sent over UART.
2. The received UART data is latched and stored internally.
3. The display module continuously multiplexes the stored data across 3 digits to show the full 8-bit number.

```

1 module transceiver #(
2     parameter CLOCKS_PER_PULSE = 5208,
3               BITS_PER_WORD    = 8
4 )(
5     input  logic clk,
6     input  logic rstn,
7     output logic clk_test,
8
9     input  logic [3:0] sw,           // 4-bit switch input
10    input  logic btn,               // Send trigger button
11    output logic [6:0] seg,         // 7-segment display output
12    output logic [2:0] an,
13
14    output logic tx,                // UART transmit
15    input  logic rx                 // UART receive
16 );
17
18 // UART TX signals
19 logic s_valid, s_ready;
20 logic [7:0] s_data;
21
22 // UART RX signals
23 logic m_valid;
24 logic [7:0] m_data;
25
26 // Display latch
27 logic [7:0] display_data;
28
29 //Clock output for measurements
30 assign clk_test = clk;
31
32 // Instantiate UART
33 uart #(
34     .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE),
35     .BITS_PER_WORD(BITS_PER_WORD)
36 ) uart_inst (
37     .clk(clk),
38     .rstn(rstn),
39     .s_valid(s_valid),
40     .s_data(s_data),
41     .s_ready(s_ready),
42     .tx(tx),
43     .rx(rx),
44     .m_valid(m_valid),
45     .m_data(m_data)
46 );

```

Figure 1: Tranceiver Top Level module

```

1  // Button edge detection & transmit control
2  logic btn_prev;
3  always_ff @(posedge clk or negedge rstn) begin
4      if (!rstn) begin
5          btn_prev <= 0;
6          s_valid <= 0;
7          s_data <= 0;
8      end else begin
9          btn_prev <= btn;
10         if (btn && !btn_prev && s_ready) begin
11             s_data <= {4'b0000, sw};
12             s_valid <= 1;
13         end else begin
14             s_valid <= 0;
15         end
16     end
17 end
18
19 // Latch every valid received value
20 always_ff @(posedge clk or negedge rstn) begin
21     //display_data <= m_data;
22     if (!rstn)
23         display_data <= 8'd0;
24     else if (m_valid)
25         display_data <= m_data;
26 end
27
28 // Drive 3-digit display
29 display_3digit_multiplexed display_inst (
30     .clk(clk),
31     .num(m_data),
32     .an(an),
33     .seg(seg)
34 );
35
36 endmodule

```

Figure 2: Tranceiver Top Level modulen

3.2 Data Transmission

When the button (btn) is pressed, the 4-bit switch input (sw) is latched, and a UART transmission is triggered. The btn acts as a trigger for data transmission, and s_valid is asserted when the data is valid and ready to be sent. The transmitted data is packed as an 8-bit value ({4'b0000, sw}) and transmitted through the tx line. The system waits for the s_ready signal, which indicates that the UART transmitter is ready to send new data. We can use this to feed parallel data to the transmitter module. The master can be signaled that the transmitter is ready with it.

3.2.1 UART Transmitter (uart.tx)

The UART transmitter module implements a finite state machine (FSM) to transmit data over a serial connection. The system works as follows:

- **IDLE state:** The system waits for s_valid to indicate that valid data is available for transmission.
- **SEND state:** Once valid data is ready, the system starts sending the start bit (0), followed by the 8 data bits, and then the stop bit (1).

The transmitter is controlled by s_valid (data validity) and outputs tx (the serial data line) and s_ready (indicating when the transmitter is ready for new data).

```

1 module uart_tx #(
2     parameter CLOCKS_PER_PULSE = 5208,           // 50 MHz / 9600
3               baud
4               BITS_PER_WORD      = 8,
5               PACKET_SIZE        = BITS_PER_WORD + 5 // 1 start + 8
6                               data + 2 stop + (optional parity)
7 ) (
8     input  logic clk,
9     input  logic rstn,
10    input  logic s_valid,
11    input  logic [BITS_PER_WORD-1:0] s_data,
12    output logic tx,
13    output logic s_ready
14 );
15 // Constants
16 localparam END_BITS = PACKET_SIZE - BITS_PER_WORD - 1; // Number of
17                stop bits (assuming 2)
18 // FSM States
19 typedef enum logic {IDLE, SEND} state_t;
20 state_t state;
21 // Internal registers
22 logic [PACKET_SIZE-1:0] s_packet;
23 logic [PACKET_SIZE-1:0] s_packet_reg;
24 logic [$clog2(PACKET_SIZE)-1:0] c_bits;
25 logic [$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks;
26 // Format packet: stop bits (1's), data, start bit (0)
27 always_comb begin
28     s_packet = { {END_BITS{1'b1}}, s_data, 1'b0 }; // LSB first
29 end
30 // Output is the LSB of the shift register
31 assign tx = s_packet_reg[0];

```

Figure 3: UART Transmitter Module Implementation


```

1  // FSM and logic
2  always_ff @(posedge clk or negedge rstn) begin
3      if (!rstn) begin
4          state          <= IDLE;
5          s_packet_reg    <= '1; // Idle line is high
6          c_bits          <= 0;
7          c_clocks        <= 0;
8      end else begin
9          case (state)
10             IDLE: begin
11                 if (s_valid) begin
12                     s_packet_reg <= s_packet;
13                     c_bits      <= 0;
14                     c_clocks    <= 0;
15                     state       <= SEND;
16                 end
17             end
18             SEND: begin
19                 if (c_clocks == CLOCKS_PER_PULSE - 1) begin
20                     c_clocks <= 0;
21                     if (c_bits == PACKET_SIZE - 1) begin
22                         state <= IDLE;
23                         s_packet_reg <= '1; // Reset line to idle (high)
24                     end else begin
25                         c_bits <= c_bits + 1;
26                         s_packet_reg <= s_packet_reg >> 1; // Shift next bit
27                         out
28                     end
29                 end else begin
30                     c_clocks <= c_clocks + 1;
31                 end
32             end
33             default: state <= IDLE;
34         endcase
35     end
36     // s_ready indicates the module is ready for new data
37     assign s_ready = (state == IDLE);
38 endmodule

```

Figure 4: UART Transmitter Module Implementation

3.3 Data Reception

When the data is received by the UART receiver, the `m_valid` signal is asserted, and the received 8-bit data (`m_data`) is latched into `display_data`. This data is then passed to the 3-digit multiplexed display for visualization.

3.3.1 UART Receiver (`uart_rx`)

The UART receiver operates similarly but in reverse:

- **IDLE state:** Waits for the falling edge of the start bit (`rx == 0`).
- **START state:** The receiver waits for the middle of the start bit to stabilize and then begins sampling the data bits.

- **DATA** state: Samples 8 bits of data.
- **STOP** state: Validates the stop bit ($rx == 1$) and outputs the received data.

```

1 module uart_rx #(
2     parameter CLOCKS_PER_PULSE = 5208, // For 9600 baud at 200 MHz
3             BITS_PER_WORD      = 8
4 ) (
5     input  logic clk,
6     input  logic rstn,
7     input  logic rx,
8     output logic m_valid,
9     output logic [BITS_PER_WORD-1:0] m_data
10 );
11
12     localparam PACKET_SIZE = BITS_PER_WORD + 2; // 1 start + 8 data +
13           1 stop
14     typedef enum logic [1:0] {IDLE, START, DATA, STOP} state_t;
15
16     state_t state;
17
18     // Internal registers
19     logic [$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks;
20     logic [$clog2(BITS_PER_WORD)-1:0] c_bits;
21     logic [BITS_PER_WORD-1:0] shift_reg;

```

Figure 5: UART Receiver Module Implementation

```

1  always_ff @(posedge clk or negedge rstn) begin
2      if (!rstn) begin
3          state      <= IDLE;
4          c_clocks    <= 0;
5          c_bits      <= 0;
6          shift_reg   <= 0;
7          m_data      <= 0;
8          m_valid     <= 0;
9      end else begin
10         m_valid <= 0;  // default
11
12         case (state)
13             // Wait for falling edge of start bit
14             IDLE: if (rx == 0) begin
15                 state      <= START;
16                 c_clocks    <= 0;
17             end
18
19             // Wait until middle of start bit
20             START: if (c_clocks == CLOCKS_PER_PULSE / 2 - 1) begin
21                 c_clocks    <= 0;
22                 c_bits      <= 0;
23                 state      <= DATA;
24             end else begin
25                 c_clocks    <= c_clocks + 1;
26             end
27
28             // Sample 8 data bits
29             DATA: if (c_clocks == CLOCKS_PER_PULSE - 1) begin
30                 c_clocks    <= 0;
31                 shift_reg   <= {rx, shift_reg[BITS_PER_WORD-1:1]};  // LSB
32                                     first
33
34                 if (c_bits == BITS_PER_WORD - 1) begin
35                     state <= STOP;
36                 end else begin
37                     c_bits <= c_bits + 1;
38                 end
39             end else begin
40                 c_clocks    <= c_clocks + 1;
41             end
42
43             // Wait one stop bit
44             STOP: if (c_clocks == CLOCKS_PER_PULSE - 1) begin
45                 c_clocks    <= 0;
46                 m_data      <= shift_reg;
47                 m_valid     <= 1;
48                 state      <= IDLE;
49             end else begin
50                 c_clocks    <= c_clocks + 1;
51             end
52         endcase
53     end
54 end
55 endmodule

```

Figure 6: UART Transmitter Module Implementation

When the receiver successfully decodes a byte, it sets m_valid high, indicating the data is available in m_data.

```

1 module uart #(
2     parameter CLOCKS_PER_PULSE = 5208,    // For 9600 baud at 50 MHz
3             BITS_PER_WORD      = 8
4 )(
5     input  logic clk,
6     input  logic rstn,
7
8     // TX interface
9     input  logic s_valid,                //from data source , input
10        control to the transmitter
11     input  logic [BITS_PER_WORD-1:0] s_data, //from data source ,
12        input data to the transmitter
13     output logic s_ready,                //to the data source
14     output logic tx,
15
16     // RX interface
17     input  logic rx,
18     output logic m_valid,                //data output validity
19     output logic [BITS_PER_WORD-1:0] m_data //output data
20 );
21
22 // Instantiate TX module
23 uart_tx #(
24     .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE),
25     .BITS_PER_WORD(BITS_PER_WORD)
26 ) tx_inst (
27     .clk(clk),
28     .rstn(rstn),
29     .s_valid(s_valid),
30     .s_data(s_data),
31     .tx(tx),
32     .s_ready(s_ready)
33 );
34
35 // Instantiate RX module
36 uart_rx #(
37     .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE),
38     .BITS_PER_WORD(BITS_PER_WORD)
39 ) rx_inst (
40     .clk(clk),
41     .rstn(rstn),
42     .rx(rx),
43     .m_valid(m_valid),
44     .m_data(m_data)
45 );
46
47 endmodule

```

Figure 7: Full UART Module Implementation

3.4 3-Digit Multiplexed Display

The `display_3digit_multiplexed` module works by converting the 8-bit received data into hundreds, tens, and units, and displaying each on the corresponding digit of the 7-segment display. The display is multiplexed to ensure that only one digit is enabled at a time, switching between digits at a 1 kHz refresh rate.

- **num Input:** The received 8-bit data is split into three digits (hundreds, tens, units).
- **an Output:** A 3-bit active-low control signal that enables one digit at a time.
- **seg Output:** A 7-bit signal that controls the 7 segments of the display (each segment is active LOW in this case).

```
1 module display_3digit_multiplexed (
2     input logic      clk,           // System clock
3     input logic [7:0] num,         // 8-bit number (0 255 )
4     output logic [6:0] seg,        // Segment outputs (gfedcba)
5     output logic [2:0] an          // Digit enable (active LOW)
6 );
7
8     logic [3:0] digit_val;
9     logic [1:0] digit_idx;
10    logic [15:0] refresh_counter;
11    logic [6:0] seg_raw;
12
13    // Convert number to BCD digits
14    logic [3:0] hundreds, tens, units;
15
16    always_comb begin
17        hundreds = num / 100;
18        tens      = (num % 100) / 10;
19        units     = num % 10;
20    end
21
22    // 1 kHz refresh rate from 50 MHz clock
23    always_ff @(posedge clk) begin
24        refresh_counter <= refresh_counter + 1;
25        if (refresh_counter == 49999) begin
26            refresh_counter <= 0;
27            digit_idx <= digit_idx + 1;
28        end
29    end
```

Figure 8: 3 digit 7 segment display implementation

```

1  // Select current digit value based on digit_idx
2  always_comb begin
3      case (digit_idx)
4          2'd0: begin
5              digit_val = units;
6              an = 3'b001; // Enable rightmost digit (active-high)
7          end
8          2'd1: begin
9              digit_val = tens;
10             an = 3'b010; // Middle digit
11         end
12         2'd2: begin
13             digit_val = hundreds;
14             an = 3'b100; // Leftmost digit
15         end
16         default: begin
17             digit_val = 4'd0;
18             an = 3'b000; // All off
19         end
20     endcase
21 end
22
23 // Decode digit to segments
24 seven_segment_decoder decoder (
25     .num(digit_val),
26     .seg(seg_raw)
27 );
28
29
30 assign seg = seg_raw;
31
32 endmodule

```

Figure 9: 3 digit 7 segment display implementation

```

1 module seven_segment_decoder (
2     input logic [3:0] num,      // 4-bit input (0-9)
3     output logic [6:0] seg      // 7-bit output (gfedcba)
4 );
5
6     always_comb begin
7         case (num)
8             4'd0 : seg = ~7'b0111111; //0
9             4'd1 : seg = ~7'b0000110; //1
10            4'd2 : seg = ~7'b1011011; //2
11            4'd3 : seg = ~7'b1001111; //3
12            4'd4 : seg = ~7'b1100110; //4
13            4'd5 : seg = ~7'b1101101; //5
14            4'd6 : seg = ~7'b1111101; //6
15            4'd7 : seg = ~7'b0000111; //7
16            4'd8 : seg = ~7'b1111111; //8
17            4'd9 : seg = ~7'b1101111; //9
18            default : seg = ~7'b1000000; //-(Invalid Input)
19        endcase
20    end
21
22 endmodule

```

Figure 10: digit 7 segment display implementation

3.5 Clocking and Control

The system is clocked by the internal 50 MHz clock, and the multiplexing refresh counter generates a 1 kHz refresh rate for the display. The btn press triggers the sending of the data, while the multiplexing logic ensures smooth and continuous display updates.

4 RTL Design Verification and Testbenches

4.1 Testbench Description

The testbenches for this design includes simulations of button presses, switch inputs, and UART communication. It ensures the correct data is transmitted and displayed on the 7-segment display. The transmission is not done in real clock rates considering the time and clock pulses needed for full scale simulations

- **Button Press Simulation:** The testbench simulates button presses that trigger the data transmission.
- **Switch Input Simulation:** The testbench feeds different 4-bit switch values (sw) and verifies that the corresponding data is transmitted and displayed.
- **UART Transmission and Reception:** The test bench verifies that the transmitted data is correctly received and displayed. Loop back was used to verify the behavior of the transmitter and the receiver.

4.1.1 UART TX test bench

```
1  'timescale 1ns/1ps
2
3  module uart_tx_tb;
4
5      // Parameters
6      localparam CLOCKS_PER_PULSE = 10;  // Use small value for faster
           simulation
7      localparam BITS_PER_WORD      = 8;
8      localparam PACKET_SIZE        = BITS_PER_WORD + 5;
9
10     // DUT Signals
11     logic clk;
12     logic rstn;
13     logic s_valid;
14     logic [BITS_PER_WORD-1:0] s_data;
15     logic tx;
16     logic s_ready;
17
18     // Instantiate the UART transmitter
19     uart_tx #(
20         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE),
21         .BITS_PER_WORD(BITS_PER_WORD),
22         .PACKET_SIZE(PACKET_SIZE)
23     ) dut (
24         .clk(clk),
25         .rstn(rstn),
26         .s_valid(s_valid),
27         .s_data(s_data),
28         .tx(tx),
29         .s_ready(s_ready)
30     );
31
32     // Clock generation: 100MHz
33     always #5 clk = ~clk; // 10ns period
```

Figure 11: UART TX test bench


```

1  // Test sequence
2  initial begin
3      // Initialize
4      clk = 0;
5      rstn = 0;
6      s_valid = 0;
7      s_data = 8'h00;
8
9      // Reset pulse
10     #20;
11     rstn = 1;
12
13     // Wait for DUT to become ready
14     @(posedge clk);
15     wait (s_ready);
16
17     // Send byte 0xA5 (10100101)
18     s_data = 8'hA5;
19     s_valid = 1;
20     @(posedge clk);
21     s_valid = 0;
22
23     // Wait for transmission to complete
24     wait (s_ready);
25
26     // Another byte
27     @(posedge clk);
28     s_data = 8'h3C;
29     s_valid = 1;
30     @(posedge clk);
31     s_valid = 0;
32
33     // Wait and finish
34     wait (s_ready);
35     #100;
36     $finish;
37 end
38
39 // Monitor TX line
40 initial begin
41     $dumpfile("uart_tx_tb.vcd");
42     $dumpvars(0, uart_tx_tb);
43     $display("Time\tTX");
44     $monitor("%0t\t%b", $time, tx);
45 end
46
47 endmodule

```

Figure 12: UART TX test bench




Figure 13: UART transmitter testing wave form

4.1.2 UART RX testbench

```
1  `timescale 1ns / 1ps
2
3  module uart_tx_rx_tb;
4
5      // Parameters
6      parameter CLOCKS_PER_PULSE = 10;  // Keep small for simulation
7      parameter BITS_PER_WORD     = 8;
8
9      // Signals
10     logic clk = 0, rstn = 0;
11     logic s_valid, s_ready;
12     logic [BITS_PER_WORD-1:0] s_data;
13     logic tx, rx;
14     logic m_valid;
15     logic [BITS_PER_WORD-1:0] m_data;
16
17     // Clock generation
18     always #5 clk = ~clk;  // 100 MHz
19
20     // Instantiate TX
21     uart_tx #(
22         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE),
23         .BITS_PER_WORD(BITS_PER_WORD)
24     ) tx_inst (
25         .clk(clk),
26         .rstn(rstn),
27         .s_valid(s_valid),
28         .s_data(s_data),
29         .tx(tx),
30         .s_ready(s_ready)
31     );
32
33     // Connect TX to RX
34     assign rx = tx;
35
36     // Instantiate RX
37     uart_rx #(
38         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE),
39         .BITS_PER_WORD(BITS_PER_WORD)
40     ) rx_inst (
41         .clk(clk),
42         .rstn(rstn),
43         .rx(rx),
44         .m_valid(m_valid),
45         .m_data(m_data)
46     );
```

Figure 14: UART RX testbench

```

1  // Test vector
2  logic [BITS_PER_WORD-1:0] test_data [0:2];
3  int i, received;
4
5  initial begin
6      test_data[0] = 8'hA5;
7      test_data[1] = 8'h3C;
8      test_data[2] = 8'hF0;
9
10     $display("Starting simulation...");
11     rstn = 0;
12     s_valid = 0;
13     #50;
14     rstn = 1;
15
16     for (i = 0; i < 3; i++) begin
17         // Wait until transmitter is ready
18         @(posedge clk);
19         wait (s_ready);
20         s_data = test_data[i];
21         s_valid = 1;
22         @(posedge clk);
23         s_valid = 0;
24
25         // Wait for valid data from receiver
26         wait (m_valid);
27         $display("TX: %02X -> RX: %02X %s", test_data[i], m_data,
28             (m_data == test_data[i]) ? "PASS" : "FAIL");
29
30         // Give a few idle cycles between transmissions
31         repeat (5) @(posedge clk);
32     end
33
34     $display("Simulation complete.");
35     #50;
36     $finish;
37 end
38
39 endmodule

```

Figure 15: UART RX testbench




Figure 16: UART receiver wave form

4.1.3 Top Module Test bench

```
1  `timescale 1ns / 1ps
2
3  module transceiver_tb;
4
5      parameter CLOCKS_PER_PULSE = 5208;  // Smaller for faster
6      parameter BITS_PER_WORD = 8;
7
8      logic clk = 0;
9      logic rstn;
10     logic [3:0] sw;
11     logic btn;
12     logic tx, rx;
13     logic [6:0] seg;
14
15     // Clock generation: 100 MHz
16     always #5 clk = ~clk;
17
18     // DUT
19     transceiver #(
20         .CLOCKS_PER_PULSE(CLOCKS_PER_PULSE),
21         .BITS_PER_WORD(BITS_PER_WORD)
22     ) dut (
23         .clk(clk),
24         .rstn(rstn),
25         .sw(sw),
26         .btn(btn),
27         .seg(seg),
28         .tx(tx),
29         .rx(rx)
30     );
31
32     // Connect tx back to rx for loopback
33     assign rx = tx;
```

Figure 17: Top Module Test bench

```

1  // Test sequence
2  initial begin
3      $display("Starting transceiver testbench...");
4
5      // Reset
6      rstn = 0;
7      sw = 4'd0;
8      btn = 0;
9      #50;
10     rstn = 1;
11
12     // Send known values instead of random ones
13     for (int i = 0; i < 10; i++) begin
14         @(posedge clk);
15         sw = i % 10; // Cycle through 0 to 9
16         @(posedge clk);
17         btn = 1; // Simulate button press
18         @(posedge clk);
19         btn = 0;
20
21         // Wait for UART transmission + reception
22         #(CLOCKS_PER_PULSE * (BITS_PER_WORD + 2) * 10); //
           Conservative wait
23
24         $display("Sent: %0d, Segment: %b", sw, seg);
25     end
26
27     $finish;
28 end
29
30 endmodule

```

Figure 18: Top Module Test bench




Figure 19: UART testing wave form




Figure 20: UART testing wave form

5 FPGA Implementation




Figure 21: Code Uploaded Successfully. The completion message confirms that the UART implementation with 7-segment display driver was properly synthesized, placed, routed, and uploaded to the target FPGA device.




Figure 22: Physical lab setup showing the UART implementation in action. Two FPGA boards are interconnected via jumper wires to establish serial communication. The right(your) board is configured with our implementation, displaying received data on its 7-segment display, while the left board belongs to the peer team. The setup demonstrates successful bidirectional UART communication between independent FPGA implementations.




Figure 23: 3 Digit Seven Segment Display Testing -Close-up view of the 3-digit 7-segment display showing the value received via UART communication. The multiplexed display correctly renders the decimal representation of the received 8-bit data. In this loopback test configuration, the FPGA board's tx pin is directly connected to its rx pin, demonstrating that data transmitted is correctly received and displayed.

6 Conclusion

The transceiver and 3-digit multiplexed display system have been successfully implemented and simulated. The system demonstrates the ability to send and receive data via UART and display the received data on a 3-digit 7-segment display. The design meets the required functionality and is ready for further refinement or integration into a larger system.

7 Future Work

Future improvements may include:

- **Extension:** Expand the system to transmit multiple words in a single transmission session.
- **Error Checking:** Implementing parity checking in UART transmission for error detection.
- **Display Expansion:** Expanding the display to support larger numbers or hexadecimal values.
- **Optimization:** Reducing the number of logic gates used in the multiplexing logic for improved resource utilization.