
Group-No-2 Members: Karya Kumar Agrawal 230101053 Shelke Durgesh Balkrishna 230101093 Dhruv R. Pansuriya Parth Sunil Ther 230101071 230101072

Problem Statement >

Implement the following Boolean function using Breadboard, ICs and hookup wires.

1. F(A1B1C1D) = \(\Sigma(012131517181910, 11113115)\)
Sol > CC used = IC 7400 Quad 2-influent NAND gates. K-diagram for the function ->



Prime emplecants: # AB, BD, CB, AD, BD, DC.

All Essential frime > BD, BD.

Rest are non-essentials.

Using Brute forcing,

BD+BD+BA+BC. F(A,B,C,D) can be implemented as

Approach 1: Approach using 10 NAND Grates.

F (A,B,C,D) = BD + BD + BA + BC

= NAND (B+ AC, (BD+BD))

= NAND (NAND (A+C,B), NAND (B+D,B+D))


=NAND (NAND (NAND (A, (), B), NAND (B, B+D))
NAND (D, B+D)))

= NAND (NAND (NAND (B, (B, (T, A) ONAND (B, D)), NAND (D, NAND (B, D)))

-> Approach is using XNOR Gate (realised with 4NAND Gates)

Cercuit Diagram > B+ A.C B+A-C BD+BD+BA+


## APPROACH:1



Using 3, 1 4 5

NAND (NAND (NAND (NAND (A, T), D), B), NAND (B, D)) = BD + B (A+C+D) = BD + AB + CB + BD

Here, we use 9 NAND Gates out of which Hare used as NORT Gates, while rest perform NAND?



Curend Diagram

Approach 3 > (optimisation rising 8 NAND Gales) F(A, B,C,D) = BD+ BD+ DC+DA+BC+BA = NAND(D+Bc, B+AD) NAND ( DIAND (D, B+C), B+ AD) NAND (NAND (DIB+C), NAND (A+D, B)) NAND ( NAND (D, NAND (B, E)), NAND (NAND (Ā,D), B)) = NAND [NAD (D, NAND (NADD (BIB), NAND (C,C))), NAND (NAND (NAND (A,A), D), 0) NAND(BIB) 8 NAVD Gates Circut - Diagram D+B.C BD + DC + DA. BC+BA+BD+

## FINAL APPROACH: 3

