

①

Assignment - 1

Group - No - 2

Members : Kavya Kumar Agrawal 230101053

Shelke Durgesh Balkrishna 230101093

Dhruv R. Pansuriya 230101071

Parth Sunil Dher 230101072

Problem Statement →

Implement the following Boolean function using Breadboard, ICs and hookup wires.

$$1. F(A, B, C, D) = \sum(0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

Sol ⇒ IC used = IC 7400 Quad 2-input NAND gates.

K-diagram for the function →

CD \ AB	00	01	11	10
00	1	0	1	1
01	0	1	1	0
11	0	1	1	0
10	1	1	1	1

Prime implicants :  $\bar{A}\bar{B}$ ,  $\bar{B}\bar{D}$ ,  $C\bar{B}$ ,  $AD$ ,  $BD$ ,  $DC$ .

Essential prime implicants →  $\bar{B}\bar{D}$ ,  $BD$ .

Rest are non-essentials.

Using Brute forcing,

$F(A, B, C, D)$  can be implemented as  $BD + \bar{B}\bar{D} + \bar{B}A + \bar{B}C$ .



Approach 1 : Approach using 10 NAND Gates.

(2)

$$F(A, B, C, D) = BD + \overline{B}\overline{D} + \overline{B}A + \overline{B}C$$

$$= \text{NAND}(B + \overline{A}\overline{C}, (\overline{BD} + \overline{B}\overline{D}))$$


$$= \text{NAND}(\text{NAND}(A + C, \overline{B}), \text{NAND}(\overline{B} + D, \overline{B} + \overline{D}))$$

$$= \text{NAND}(\text{NAND}(\text{NAND}(\overline{A}, \overline{C}), \overline{B}), \text{NAND}(\text{NAND}(B, \overline{B} + D), \text{NAND}(D, \overline{B} + D)))$$

$$= \text{NAND}(\text{NAND}(\text{NAND}(\overline{A}, \overline{C}), \overline{B}), \text{NAND}(\text{NAND}(B, \text{NAND}(B, D)), \text{NAND}(D, \text{NAND}(B, D))))$$


→ Approach is using XNOR Gate (realised with 4 NAND Gates)

Circuit Diagram →





# APPROACH: 1





## Approach 2: Circuit using 9 NAND Gates. (3)

$$\begin{aligned} F(A, B, C, D) &= BD + A\bar{B} + C\bar{B} + \bar{B}\bar{D} \\ &= BD + \bar{B}(A + C + \bar{D}) \end{aligned}$$

$$\text{NAND}(\bar{A}, \bar{B}) = A + B$$

$$\text{NAND}(\overline{\text{NAND}(\bar{A}, \bar{B})}, \bar{C}) = A + B + C$$

$$\therefore A + C + \bar{D} = \text{NAND}(\overline{\text{NAND}(\bar{A}, \bar{C})}, D) \text{ ——— ①}$$

$$\text{NAND}(X, Y) = \overline{XY} \text{ ——— ②}$$

$\therefore$  Using ① & ②

$$\text{NAND}(\text{NAND}(\overline{\text{NAND}(\bar{A}, \bar{C})}, D), \bar{B}) = \overline{\bar{B}(A + C + \bar{D})} \text{ ——— ③}$$

$$\text{NAND}(B, D) = \overline{BD} \text{ ——— ④}$$

$$\text{NAND}(\bar{X}, \bar{Y}) = X + Y \text{ ——— ⑤}$$


Using ③, ④ & ⑤

$$\begin{aligned} &\text{NAND} \left( \text{NAND} \left( \text{NAND}(\overline{\text{NAND}(\bar{A}, \bar{C})}, D), \bar{B} \right), \text{NAND}(B, D) \right) \\ &= BD + \bar{B}(A + C + \bar{D}) \\ &= BD + A\bar{B} + C\bar{B} + \bar{B}\bar{D} \end{aligned}$$

Here, we use 9 NAND Gates out of which 4 are used as NOT Gates, while rest perform NAND.



# Circuit Diagram





Approach 3 → (Optimisation using 8 NAND Gates)

(5)

$$F(A, B, C, D) = BD + \bar{B}\bar{D} + DC + DA + \bar{B}C + \bar{B}A$$

$$= \text{NAND}(\bar{D} + \bar{B}\bar{C}, B + \bar{A}D)$$

$$= \text{NAND}(\text{NAND}(D, B+C), B + \bar{A}D)$$

$$= \text{NAND}(\text{NAND}(D, B+C), \text{NAND}(A+\bar{D}, \bar{B}))$$


$$= \text{NAND}(\text{NAND}(D, \text{NAND}(\bar{B}, \bar{C})), \text{NAND}(\text{NAND}(\bar{A}, D), \bar{B}))$$

$$= \text{NAND}[\text{NAND}(D, \text{NAND}(\text{NAND}(B, B), \text{NAND}(C, C))), \text{NAND}(\text{NAND}(\text{NAND}(A, A), D), \text{NAND}(B, B))]$$



8 NAND Gates

Circuit-Diagram :





# FINAL APPROACH: 3

LOGIC DATA

A B C D

S7 S6 S5 S4 S3 S2 S1

TTL CMOS

MICROLAB-IV  
TIRUPATI ELECTRONICS  
WWW.tirupatikgp.com

UNIVERSAL ELECTRONICS TRAINER

4-STATE LOGIC PROBES  
TTL/CMOS SELECTABLE

L7 L6 L5 L4 L3 L2 L1 L0

BCD DISPLAY

DIGIT-1 DIGIT-0

D C B A D C B A

AC OUT

VOLTMETER

XIU=+4.7 Volt  
XTF= 000 Hz

COUNTER

XTU XTF

LOW SLOW

PUSH

FAST MID

F-FINE

CLOCK GENERATOR /CLK

SLOW MID

FAST HIGH

F-FINE

SHING

FUNCTION GENERATOR

SQR TRIP

FORM

CLITUDE

OFF

OFFSET

OUTPUT

C' B+C D D'+B'C' B+A'D

A' B'

GROUND

5V VCC

0-30V

0-30V

+12V

+5V

GND

-5V

-12V