








A

QSGMII PHY ETHERNET PORTS



F104S8A:F104S8A
1.0V 1.425A,max
2.5V 0.57A,max





This document contains confidential and proprietary information.
Neither the document, nor reproductions of it, nor information
derived from it, is to be given to others.
Copyright © 2014 Embedded Planet, Inc. All Rights Reserved.

APPROVAL	DATE	EMBEDDED PLANET
		4750 Richmond Road, Suite 400
		Warrensville Heights, OH 44128
		www.embeddedplanet.com
Page Name	QSGMII Ethernet	
File	DES00641_12	
Size	Document Number	Rev
Count	DES00641_12_SCH	1.0
Date	Monday, April 28, 2014	Sheet 8 of 33

QSGMII CONFIG & POWER


POWER SECTION




Approx. Power Budget	
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	32
33	34
35	36
37	38
39	40
41	42
43	44
45	46
47	48
49	50
51	52
53	54
55	56
57	58
59	60
61	62
63	64
65	66
67	68
69	70
71	72
73	74
75	76
77	78
79	80
81	82
83	84
85	86
87	88
89	90
91	92
93	94
95	96
97	98
99	100

Power Supply	Current
VDD1	800 mA
VDD1A	400 mA
VDD25	200 mA
VDD25A	600 mA
VDDMDIO	25 mA


This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others.
Copyright © 2014 Embedded Planet, Inc. All Rights Reserved.


APPROVAL	DATE	 EMBEDDED PLANET 4750 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.net	
	Page Name	QSGMII Power	
	Title	DES0541_12	
	Size	Document Number	
		DES0541_12_SCH	
	Date: Monday, April 30, 2018	Sheet 9 of 33	Rev 1.0



- Exposed pad on the ZL88801 must be connected through via holes to both side of top and bottom layer copper and connected to a GND plane.


- Recommended EPAD should be a 292mil square pad with a 9 x 9 array of 13mil/.33mil vias. Vias should be connected to the ground plane with solid connections.



APPROVAL	DATE	 EMBEDDED PLANET 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com	
		Page Name	SLIC I/F
		Title	DES00541_12
		Size	Document Number
		Case#	DES00541_12_SCH
	Date	Monday, August 20, 2018	Sheet 10 of 33 Rev 1.0

5V VSW INPUT OPERATION
CSW1 = 220uF 10V
L1 = 22uH 2A
RC1 = 0ohm

Ringing capability may be limited at 5V (4.75V to 6V). 50Vrms 3REN max.



Q1 OPTIONS

For 50Vrms Ringing

ZXTP2012/ZXST951/FZT951 Vce=60V SOT223 or SOT89

ZXTP2013/ZXST953/FZT953 Vce=100V SOT223 or SOT89

ZXTP2014/ZXST955/FZT955 Vce=140V SOT223 or SOT89

For >50Vrms to 60Vrms Ringing

ZXTP2013/ZXST953/FZT953 Vce=100V SOT223 or SOT89

ZXTP2014/ZXST955/FZT955 Vce=140V SOT223 or SOT89

NOTES:

- Q2 should have a collector thermal pad of at least 1cm x 1cm
- For 60Vrms ringing applications must be 100V Vce rated. ZXTP2013G. C241 should be 63V min. For 50Vrms ringing Vce can be 60V rated. ZXTP2012G. C241 can be 50V rated.

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2014 Embedded Planet, Inc. All Rights Reserved.


APPROVAL	DATE	EMBEDDED PLANET 4750 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com	
		Page Name	SLIC Power
		File	DES00541_12
		Size	Document Number
		Count	DES00541_12_SCH
		Date	Monday, August 30, 2016
		Sheet	11 of 33
		Rev	1.0


The diagram illustrates the top level of a PCB, featuring a green solder mask and various components and connections. Power planes are shown in red (+2.5V), blue (+1.8V), and green (+1.2V). Components include two NOROP L20 3.2x1.6mm SMT 2.2nF 6A capacitors, a NOROP L19 3.2x1.6mm SMT 2.2nF 6A capacitor, and a 1.8V_LST04L5 component. Signal connections are shown with red and blue lines, and component values are indicated in parentheses. The diagram is labeled "top level schematic" at the bottom.


Components and values:


- NOROP L20 3.2x1.6mm SMT 2.2nF 6A
- NOROP L19 3.2x1.6mm SMT 2.2nF 6A
- 1.8V_LST04L5
- 2.5V_FROM_VX05B
- RGMI_INT_N
- RGMI_VX_TXD0_LS-RXD0_25
- RGMI_VX_TXD1_LS-RXD1_25
- RGMI_VX_TXD2_LS-RXD2_25
- RGMI_VX_TXD3_LS-RXD3_25
- RGMI_VX_TXCLK_LS-RXCLK_25
- RGMI_VX_TXEN_LS-RXDV_25
- RGMI_VX_RXD0_LS-TXD0_25
- RGMI_VX_RXD1_LS-TXD1_25
- RGMI_VX_RXD2_LS-TXD2_25
- RGMI_VX_RXD3_LS-TXD3_25
- RGMI_VX_RXCLK_LS-TXCLK_25
- RGMI_VX_RXEN_LS-TXEN_25
- RGMI_MDC_25
- RGMI_MDIO_25
- RGMI_PHY_CLK_25
- SPI_CLK_16
- SPI_MOSI_16
- SPI_MISO_16
- SPI_CS1_16
- SPI_SLVCS_16
- EC2_RXD0
- EC2_RXD1
- EC2_RXD2
- EC2_RXD3
- EC2_RX_CLK
- EC2_RX_CTL
- EC2_TXD0
- EC2_TXD1
- EC2_TXD2
- EC2_TXD3
- EC2_TXCLK
- EC2_TXEN
- EMI_MDC_2PS
- EMI_MDIO_2PS
- EMI_MDC_2PS
- EMI_MDIO_2PS
- EC2_OTX_CLK125


top level schematic

APPROVAL 	DATE 	 EMBEDDED PLANET 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com	
			Page Name Vx585 DSL Title DES0541_12
			Size A Document Number DES0541_11_SCH
			Date: Monday, April 30, 2018 Sheet 12 of 33
			Custom DES0541_11_SCH






APPROVAL	DATE	 EMBEDDED PLANET 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com	
		Page Name	Power Supplies
		File	DES0641_12
		Size	Document Number
		CustID	DES0641_12_SCH
	Date	Monday, April 30, 2018	Sheet 14 of 33 Rev 1.0




This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2014 Embedded Planet, Inc. All Rights Reserved.

APPROVAL	DATE	EMBEDDED PLANET
		4750 Richmond Road, Suite 400
		Warrensville Heights, OH 44128
		www.embeddedplanet.com
Page Name	Power Supplies	
File	DES00641_12	
Size	Document Number	Rev
Count	DES00641_12_SCH	1.0
Date	Monday, April 28, 2014	Sheet 15 of 33









RETAIN FOOTPRINTS - FUTURE USE CIRCUIT






ANSI ADSL RECEIVE FILTER




Power Input

21,23,24,25,26,27,30,31,32,33*	3_3V		3_3V
21,25,26,27,29,31,33*	2_5V		2_5V
16,17,21,24,25,27,33*	1_8V		1_8V




Power Input

20,23,24,25,26,27,30,31,32,33*	3_3V		3_3V
20,25,26,27,29,31,33*	2_5V		2_5V
16,17,20,24,25,27,33*	1_8V		1_8V






b






c










→

B




5V FOR:
USB, BOOST OF IFE7






This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information



PRELIMINARY



U53H

Vx585

FC80A625

DOMAINS 4 & HADC

VDDIO 1.8V, 2.5V, 3.3V

UART0_RX

UART0_TX

GPIO8_UART0RTS

GPIO9_UART0CTS

UART1_RX

UART1_TX

GPIO10_UART1RTS

GPIO11_UART1CTS

JTAG_RTCK

JTAG_TDI

JTAG_TRST_N

JTAG_TDO

JTAG_TCLK

JTAG_TMS

D5

B4

B3

A2

C4

A3

B2

B1

C3

C2

D4

D3

D2

E4

UART0_RXD

UART0_TXD

UART0_RTS

UART0_CTS

UART1_RX

UART1_TX

UART1_RTS

UART1_CTS

JTAG_RTCK

JTAG_TDI

JTAG_TRST_N

JTAG_TDO

JTAG_TCLK

JTAG_TMS

- 16,17,20,21,24,25,33

1.8V
- 18,19,20,21,24,33



12V
- 23,24,25






5V
- 20,21,23,24,25,26,30,31,32,33

3.3V
- 20,21,25,26,29,31,33

2.5V




REVD 0 (DDR IO Select)	
DDR VOLTAGE SEL	
Selects DDR	
IO Voltage:	
0 - DDR IO = 1.5V	
1 - DDR IO = 1.35V	
	0









Signal Name	Latch on Reset	Description	Default
NAND_D0	BOOT_MODE[0]	boot strap pins: 609%4444420j	PD
NAND_D1	BOOT_MODE[1]	001 QSPI boot mode 010 NAND boot mode (Default)	PU
NAND_D2	BOOT_MODE[2]	011 Serial port (9600 baud) 100 Reserved 101 QSPI boot mode (LSB) 110 Reserved 111 Serial port (38400 baud)	PD
NAND_D3	Reserved		
NAND_D4	Reserved	Reserved	
NAND_D5	Reserved		
NAND_D6	Reserved	Reserved	
NAND_D7	Reserved		
NAND_REN	Reserved	Reserved	
NAND_CLE	Reserved		

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information





Signal Name	Latch on Reset	Description	PU Domain
QSPI_IO0_MOSI	NAND_CONFIG[0]	Memory Size: 000-64Mb	5
QSPI_IO1_MISO	NAND_CONFIG[1]	001-128Mb	
QSPI_IO2_WP	NAND_CONFIG[2]	010-256Mb	
QSPI_IO3_HLD	NAND_CONFIG[3]	011-512Mb	
QSPI_IO3_HLD	NAND_CONFIG[3]	010-64Gb	5
SPI1_MOSI	NAND_CONFIG[4]	011-512Mb	
SPI1_MISO	NAND_CONFIG[5]	010-100Gb	3



Pin	Latch on Reset	Description	Power Domain
SP0_TFS	GMAC_CONFIG_0[0]	Set GIGE interface mode for the 3 GIGE ports.	3
SP0_RFS	GMAC_CONFIG_0[1]		
SP0_DT	GMAC_CONFIG_1[0]	00- RMII	
SPI1_TFS	GMAC_CONFIG_1[1]	01- RMII	
SPI1_RFS	GMAC_CONFIG_2[0]	10- RGMII (Default)	
SPI1_DT	GMAC_CONFIG_2[1]	11- Reverse RGMII	
ZDT	ZARLINK_STLABS_SLIC_SEL	Select	

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information






DOMAIN 02

VDDIO 2.5V

Vx575

CONNECTIONS



REQUIRED FOR Vx575 APPLICATIONS ONLY:

