




**Electronic
components
and materials**

PHILIPS

**2650 INPUT/OUTPUT STRUCTURES
AND INTERFACES MP54**

AN APPLICATION MEMO

signetics



INTRODUCTION

Interfacing a microprocessor to peripheral devices is an important part of a total microcomputer system design. The characteristics of the interface depend to a large extent on total system requirements and other factors such as CPU loading and data speed. The use of interrupts and/or DMA structures also have an impact on the system input/output structure. The design of an I/O interface is not limited to hardware, and hardware/software trade-offs must be considered.

This applications memo examines the use of the 2650's versatile set of I/O instructions and the interface between the 2650 and I/O ports. Interrupt and DMA-controlled I/O are not discussed. A number of application examples for both serial and parallel I/O are given. Several types of input, output, and bidirectional interface devices are also examined.

Basic I/O Structure of the 2650

The 2650 is equipped with extensive and versatile input and output facilities. It can perform both single bit input/output and 8-bit parallel input/output.

The single bit input and output, called Sense (pin 1) and Flag (pin 40), are associated with the Program Status Word Upper (PSWU). The Flag output always reflects the value of bit 6 of the PSWU, while bit 7 of the PSWU always reflects the value of the Sense input signal. The Sense and Flag signals can be monitored and controlled with the PSW instructions.

Parallel I/O can be accomplished using the extended or non-extended read and write instructions. The extended and non-extended types are distinguished by the state of the E/NE output of the 2650.

The non-extended I/O instructions are single-byte instructions which accomplish a 1-byte data transfer into or out of the 2650. They also control the state of the D/C output, which can be used as a 1-bit device address in small systems.

The extended I/O instructions are 2-byte instructions. When executing extended I/O instructions, the second byte of the instruction is output on the lower 8 bits of the address bus (ADR0-ADR7). This information is normally used as an I/O device address to select 1 of up to 256 input or output devices, but may also be used to output control or status signals.




Figure 1

Parallel I/O operations may use any CPU register as the data source or destination. This offers significant flexibility in writing I/O software, because there is not a single accumulator register to create a "bottleneck" in the data flow. The functional block diagram in Figure 1 illustrates the various I/O facilities.

I/O As Part of the Memory Address Space

The 2650 user may choose to transfer data into or out of the processor using the memory control signals. The advantage of this technique is that the data can be read or written by the program with memory load and store instructions, and data may be directly operated upon with logical and

arithmetic instructions. The memory referencing instructions can take advantage of the flexible addressing modes provided by the 2650, such as indexing and indirect addressing. A possible disadvantage of this method is that it may be necessary to decode more address lines to determine the device address than with the other I/O facilities.

To make use of this technique, the designer must assign memory addresses to I/O devices and design the device interfaces to respond to the same signals as memory.

I/O Interface Signals

Table I summarizes the state of the 2650 I/O interface signals for the various methods of I/O which are available.

SERIAL I/O USING THE SENSE INPUT AND FLAG OUTPUT

One of the I/O capabilities of the 2650 is provided by the sense input and flag output. The sense and flag pins may be used for single-bit input or output of status or control information. They can also be used to implement a serial data communications channel. Two examples of this application are given below.

Asynchronous Serial Communications Port

In applications where a serial type of terminal (like a teletypewriter) must be connected to the microcomputer system, the sense pin and flag pin can be used to interface with the terminal. The basic character format for asynchronous serial I/O is shown in Figure 2.

A number of parameters of this character format, and the transmission speed, are different for various types of terminals. The variable parameters are:

Baud rate (bits per second): 110, 150, 300, 600, 1200, 2400, 4800, and 9600 baud.

Number of bits per character: 5, 6, 7, or 8 bits.

Parity mode: even, odd, and no parity

Number of stop bits: 1 or 2

The control of the sense and flag pins for asynchronous serial I/O, with the appropriate parameters and baud rate, can be done completely with software. The hardware involved is limited to a simple line driver and receiver circuit which may be either an RS-232 interface or a 20mA current loop interface. The interface hardware is shown in Figure 3.

The software necessary to accomplish the serial I/O for a full-duplex line can be divided into 3 parts:

- The start bit detection and verification. After each start bit detection, the start-bit level is verified for a low level at time intervals of 1/6 of 1 bit time. This prevents false start-bit recognition caused by line noise.
- The sampling of the data bits at the mid-bit time, echoing the data bit to the flag output, and loading the data bit into a CPU register.
- The input, echo and check of parity bit and stop bits.

A timing diagram showing the start bit sampling and the bit echo appears in Figure 4.

TYPE OF I/O OPERATION	OPREQ	M/I \bar{O}	R/W	ADRO-ADR7	ADR13 (E/ $\bar{N}E$)	ADR14 (D/ \bar{C})
Sense (Input)	X	X	X		X	X
Flag (Output)	X	X	X	X	X	X
Extended Read	H	L	L	Second Byte of Instruction	H	X
Extended Write	H	L	H		H	X
Non-Extended Read C	H	L	L	X	L	L
Non-Extended Read D	H	L	L	X	L	H
Non-Extended Write C	H	L	H	X	L	L
Non-Extended Write D	H	L	H	X	L	H
Memory I/O Read	H	H	L	ADR0-ADR7	ADR13	ADR14
Memory I/O Write	H	H	H	ADR0-ADR7	ADR13	ADR14

X = Don't Care

Table 1 I/O INTERFACE SIGNAL STATE




Figure 2




Figure 3




Figure 4

Three examples of the serial I/O routine with different speeds and parameters are presented in Figures 5 through 9. The bit and sample delay numbers (hexadecimal) in the definition listing (Figure 6) are for a CPU clock frequency of 1MHz. The hexadecimal delay numbers for a frequency of 1.25MHz are given in Table II. This table also lists the number of BDRR,R0 instructions that are necessary in the "bit delay and echo subroutine" to count cycles for the appropriate baud rate.

The examples of figures 7, 8, and 9 have the following parameters:


Figure 7: 110 baud, 7 data bits, even parity and 1 stop bit.

Figure 8: 600 baud, 7 data bits, odd parity and 2 stop bits.

Figure 9: 2400 baud, 8 data bits, no parity and 1 stop bit.

The serial I/O routine uses 4 CPU registers (1 bank and R0) and affects 7 of the Program Status Word bits; namely, Sense, Flag, Overflow, Carry, Interdigit Carry, and the 2 Condition Code bits. The program also uses 1 level of the return address stack.

A parity error will set the Overflow bit, and a framing error (wrong stop bit level) will set the Interdigit Carry bit. At the end of the routine, the input character is stored in register R2.



2650 INPUT/OUTPUT STRUCTURES AND INTERFACES

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

SERIAL I/O PARAMETER DEFINITIONS

TWIN ASSEMBLER VER 1.0 PAGE 0001

LINE ADDR OBJECT E SOURCE

```

0001      * P0760891
0002 ****
0003      *
0004      * **** PROGRAMMABLE SERIAL I/O ROUTINE ****
0005      *
0006      * WITH THIS PROGRAM THE SENSE AND FLAG INPUT/OUTPUT OF
0007      * THE 2650 ARE USED TO INTERFACE WITH TERMINALS
0008      * SUCH AS TTY, CRT TERMINALS, ETC. VIA THE BIT SERIAL
0009      * ASYNCHRONOUS LINE DISCIPLINE
0010      *
0011      * ALL CHARACTER AND LINE PARAMETERS CAN BE MODIFIED
0012      * SIMPLY IN THE SOFTWARE. THESE PARAMETERS ARE BAUD
0013      * RATE, NUMBER OF DATA BITS, PARITY MODE AND STOP BITS.
0014      *
0015      * THE PROGRAM HAS BEEN SET UP FOR A FULL DUPLEX LINE
0016      * BUT CAN EASILY BE MODIFIED TO HALF DUPLEX MODE.
0017      *
0018 ****
0019      *
0020      * DEFINITIONS OF SYMBOLS.
0021      *
0022 00000 R8 EQU 0      PROCESSOR REGISTERS
0023 00001 R1 EQU 1
0024 00002 R2 EQU 2
0025 00003 R3 EQU 3
0026 00000 S EQU H'80'  PSU: SENSE
0027 00048 F EQU H'40'  FLAG
0028 0026 IDC EQU H'20'  INTERDIGIT CARRY
0029 0004 DVF EQU H'04'  OVERFLOW
0030 0001 C EQU H'01'  CARRY/BORROW
0031 0002 N EQU 2      BRANCH CONDITION NEGATIVE
0032 0003 UN EQU 3      UNCONDITIONAL
0033      *
0034 ****
0035      *
0036      *
0037      * SOFTWARE DEFINITIONS OF BAUD RATE, CHARACTER FORMAT, PARITY,
0038      * PARITY MODE, ETC
0039      *
0040      * NUMBER OF DATA BITS
0041      *
0042 00008 DB8 EQU H'08'  CHARACTER HAS 8 DATA BITS
0043 00009 DB9 EQU H'08'  CHARACTER HAS 7 DATA BITS
0044 00007 DB7 EQU H'07'  CHARACTER HAS 6 DATA BITS
0045 00048 DB7 EQU H'40'  CHARACTER HAS 5 DATA BITS
0046 00006 DB6 EQU H'06'  CHARACTER HAS 4 DATA BITS
0047 00028 DB5 EQU H'20'  CHARACTER HAS 3 DATA BITS
0048 00005 DB5 EQU H'05'  CHARACTER HAS 2 DATA BITS
0049 00010 DB5 EQU H'10'  CHARACTER HAS 1 DATA BITS
0050      *
0051      * BIT DELAYS AT 1 MHZ CLOCK FREQUENCY.
0052      *
0053 00008 BR01 EQU H'EB'  BIT DELAY AT 110 BAUD
0054 00009 BR03 EQU H'69'  BIT DELAY AT 300 BAUD
0055 00008 BR06 EQU H'8B'  BIT DELAY AT 600 BAUD
0056 00052 BR12 EQU H'53'  BIT DELAY AT 1200 BAUD
0057 00025 BR24 EQU H'25'  BIT DELAY AT 2400 BAUD
0058      *
0059      * START BIT SAMPLE DELAYS AT 1 MHZ CLOCK FREQUENCY
0060      *
0061 00005 SD01 EQU H'05'  SAMPLE DELAY AT 110 BAUD
0062 00030 SD03 EQU H'30'  SAMPLE DELAY AT 300 BAUD
0063 00010 SD06 EQU H'10'  SAMPLE DELAY AT 600 BAUD
0064 00006 SD12 EQU H'0C'  SAMPLE DELAY AT 1200 BAUD
0065 00005 SD24 EQU H'05'  SAMPLE DELAY AT 2400 BAUD
0066      *
0067      * PARITY MODE
0068      *
0069 00000 EP EQU H'00'  EVEN PARITY
0070 00000 OP EQU H'00'  ODD PARITY
0071      *

```

SERIAL I/O ASSEMBLY LISTING—EXAMPLE 1

TWIN ASSEMBLER VER 1.0 PAGE 0003

LINE ADDR OBJECT E SOURCE

```

0073 ****
0074      * EXAMPLE 1. FULL DUPLEX (BIT BY BIT ECHO), 110 BAUD.
0075      * 7 DATA BITS, EVEN PARITY AND 1 STOP BIT
0076      *
0077 00000 ORG H'0500'
0078 00000 7648 STRT PPSU F      SET FLAG TO SWITCH OFF THE LINE
0079 00002 7525 CPSL DVF+=IDC
0080 00004 12 TEST SPSU      WAIT FOR START BIT
0081 00002 1970 BTTR,N TEST
0082 00002 0603 L001,R2 H'03  SET R2 TO NUMBER OF SAMPLES
0083 00002 0505 5001 SAMP L001,R1 S001  SET R1 TO SAMPLE DELAY
0084 00002 597E BRR,R1 $      TEST FOR START BIT VALIDITY
0085 00002 0500 12 SPSU      IF NOT VALID, GO BACK TO TEST
0086 00002 1974 BTTR,N TEST
0087 00002 5977 BRR,R2 SAMP
0088 00002 0512 6700 L001,R3 EP  SET R3 TO EVEN PARITY MODE
0089 00002 0514 6687 L001,R2 067  SET R2 TO NUMBER OF DATA BITS
0090 00002 0516 7440 CPSU F      GENERATE START BIT
0091 00002 5918 51 BITS RRR,R1
0092 00002 0519 3812 BSTR,UN B0LY  GO TO DELAY AND ECHO ROUTINE
0093 00002 0500 1978 BRR,R2 B1TS  TEST FOR NUMBER OF DATA BITS
0094 00002 0510 61 L002 R1
0095 00002 051E C2 STR2 R2
0096 00002 051F 3890 PRMT BSTR,UN B0LY
0097 00002 0501 9402 BCFR,N STOP
0098 00002 0502 7794 PPSL DVF
0099 00002 0502 0700 STOP L001,R3 B  IF WRONG PARITY, SET DVF
0100 00002 0507 3804 BSTR,UN B0LY
0101 00002 0529 16 EN1 RETC,N  TEST STOP BIT LEVEL
0102 00002 0529 7720 FFSL IDC  IF WRONG, SET IDC BIT
0103 00002 0520 17 EN12 RETC,UN
0104      *
0105 ****
0106      * BIT DELAY AND ECHO SUBROUTINE
0107      *
0108 00002 0520 04E8 BOLY L001,R0 BR01  SET R0 TO BIT DELAY NUMBER
0109 00002 0500 1978 BRR,R0 F
0110 00002 0510 61 BRR,R0 J
0111 00002 0510 61 BRR,R0 $
0112 00002 0500 1978 BRR,R0 F
0113 00002 0507 12 SPSU      TEST DATARET1 LEVEL
0114 00002 0508 1004 BTTR,N ONE
0115 00002 0500 1940 CPSU F  IF LOW, ECHO A ZERO
0116 00002 0500 1004 BSTR,UN B1T1
0117 00002 0502 7648 ONE CPSU F  IF HIGH, ECHO A ONE
0118 00002 0500 6540 IOR1,P1 EP  INSERT DATARET INTO PL
0119 00002 0502 0542 25 B1T1 EORC R0
0120 00002 0500 6543 STRC R0  DO PARITY CHECK
0121 00002 0502 0544 17 RETC,UN
0122      *
0123 00000 END R

```

TOTAL ASSEMBLY ERRORS = 0000

Figure 6

Figure 7

2650 INPUT/OUTPUT STRUCTURES AND INTERFACES

MP54

2650 MICROPROCESSOR APPLICATIONS MEMO

SERIAL I/O ASSEMBLY LISTING

EXAMPLE 2

```
TWIN ASSEMBLER VER 1.0          PAGE 0003
LINE ADDR OBJECT E SOURCE

0073 *****
0074 * EXAMPLE 2: FULL DUPLEX (BIT BY BIT ECHO), 2400 BAUD,
0075 * 7 DATA BITS, 000 PARITY AND 2 STOP BITS.
0076 *
0077 0000    ORG H'0500'
0078 0500 7640  STRT PPSU F      SET FLAG TO SWITCH OFF THE LINE
0079 0502 7525  CPSL 0VF+IDC
0080 0504 12   TEST SPSU        WAIT FOR START BIT
0081 0505 1A7D  BCTR.N TEST
0082 0507 0643  L001,R2 H'03'  SET R2 TO NUMBER OF SAMPLES
0083 0509 051C  SAMP L001,R1 0066  SET R1 TO SAMPLE DELAY
0084 0508 F97E  BRR,R1 $
0085 0500 12   SPSU            TEST FOR START BIT VALIDITY
0086 0506 1A74  BCTR.N TEST  IF NOT VALID, GO BACK TO TEST
0087 0510 F977  BRR,R2 SAMP
0088 0512 0780  L001,R3 0P    SET R3 TO 000 PARITY MODE
0089 0514 0687  L001,R2 0B7    SET R2 TO NUMBER OF DATA BITS
0090 0516 7440  CPSU F        GENERATE START BIT
0091 0518 51   BITS RRR,R1
0092 0519 3818  BSTR,UN B0LY  GO TO DELAY AND ECHO ROUTINE
0093 0518 4F78  BRR,R2 BITS  TEST FOR NUMBER OF DATA BITS
0094 0510 81   L002 R1
0095 051E C2   STRZ R2        LOAD R2 WITH CHARACTER
0096 051F 3814  PARI BSTR,UN B0LY
0097 0521 9482  BCFR,N ST01
0098 0522 7784  PPSL 0VF     IF WRONG PARITY, SET 0VF
0099 0525 0700  ST01 L001,R3 0  CLEAR R3
0100 0527 388C  BSTR,UN B0LY
0101 0529 1A82  BCTR.N ST02  TEST STOP BIT LEVEL
0102 0526 7728  PPSL IDC     IF WRONG, SET IDC BIT
0103 0520 0700  ST02 L001,R3 0  CLEAR R3
0104 052F 3884  BSTR,UN B0LY
0105 0531 16   EX11 RETC,N  TEST STOP BIT 2 LEVEL
0106 0532 7728  PPSL IDC     IF WRONG, SET IDC BIT
0107 0534 17   EX12 RETC,UN
0108 *
0109 *****
0110 * BIT DELAY AND ECHO SUBROUTINE
0111 *
0112 0535 0488  B0LY L001,R8 BR06  SET R8 TO BIT DELAY NUMBER
0113 0537 F87E  BRR,R8 $
0114 0539 12   SPSU            TEST DATA BIT LEVEL
0115 053A 1A84  BCTR.N ONE
0116 053C 7440  CPSU F        IF LOW, ECHO A ZERO
0117 053E 1A84  BCTR,UN BIT1
0118 0540 7640  ONE PPSU F     IF HIGH, ECHO A ONE
0119 0542 6548  IDR1,R1 BP7  INSERT DATA BIT INTO R1
0120 0544 23   BIT1 E0K2 R3
0121 0545 C3   STRZ R3        DO PARITY CHECK
0122 0546 17   RETC,UN
0123 *
0124 0000  END B
TOTAL ASSEMBLY ERRORS = 0000
```

Figure 8

```
TWIN ASSEMBLER VER 1.0          PAGE 0003
LINE ADDR OBJECT E SOURCE

0073 *****
0074 * EXAMPLE 1: FULL DUPLEX (BIT BY BIT ECHO), 2400 BAUD,
0075 * 8 DATA BITS, NO PARITY AND 1 STOP BIT.
0076 *
0077 0000    ORG H'0500'
0078 0500 7640  STRT PPSU F      SET FLAG TO SWITCH OFF THE LINE
0079 0502 7525  CPSL 0VF+IDC
0080 0504 12   TEST SPSU        WAIT FOR START BIT
0081 0505 1A7C  BCTR.N TEST
0082 0507 064C  L001,R2 H'02'  SET R2 TO NUMBER OF SAMPLES
0083 0509 0505  SAMP L001,R1 0024  SET R1 TO SAMPLE DELAY
0084 0508 F97E  BRR,R1 $
0085 0500 12   SPSU            TEST FOR START BIT VALIDITY
0086 0506 1A74  BCTR.N TEST  IF NOT VALID, GO BACK TO TEST
0087 0510 F977  BRR,R2 SAMP
0088 0512 0688  L001,R2 D88
0089 0514 7448  CPSU F        GENERATE START BIT
0090 0516 51   BITS RRR,R1
0091 0517 380C  BSTR,UN B0LY  GO TO DELAY AND ECHO ROUTINE
0092 0519 F97B  BRR,R2 BITS  TEST FOR NUMBER OF DATA BITS
0093 051B 81   L002 R1
0094 051C 21   STRZ R2        LOAD R2 WITH CHARACTER
0095 051D 0700  ST01 L001,R3 0  CLEAR R3
0096 051F 3884  BSTR,UN B0LY
0097 0521 16   EX11 RETC,N  TEST STOP BIT LEVEL
0098 0522 7728  PPSL IDC     IF WRONG, SET IDC BIT
0099 0524 17   EX12 RETC,UN
0100 *
0101 *****
0102 * BIT DELAY AND ECHO SUBROUTINE
0103 *
0104 0525 0425  B0LY L001,R8 BR24  SET R8 TO BIT DELAY NUMBER
0105 0527 F87E  BRR,R8 $
0106 0529 12   SPSU            TEST DATA BIT LEVEL
0107 052A 1A84  BCTR.N ONE
0108 052C 7448  CPSU F        IF LOW, ECHO A ZERO
0109 052E 1A84  BCTR,UN BIT1
0110 0530 7640  ONE PPSU F     IF HIGH, ECHO A ONE
0111 0532 6588  IDR1,R1 BP8  INSERT DATA BIT INTO R1
0112 0534 C3   BIT1 STRZ R3
0113 0535 17   RETC,UN
0114 *
0115 0000  END B
TOTAL ASSEMBLY ERRORS = 0000
```

Figure 9

BAUD RATE	SAMPLE DELAY NUMBER AT 1.25MHz	BIT DELAY NUMBER AT 1.25MHz	NUMBER OF BDRR,R0 INSTRUCTIONS AT 1.25MHz	NUMBER OF BDRR,R0 INSTRUCTIONS AT 1MHz
110	D0	E5	5	4
300	4A	C5	2	2
600	24	DE	1	1
1200	11	6A	1	1
2400	07	30	1	1

Table 2 BIT DELAY PROGRAM CONSTANTS
AT A CLOCK FREQUENCY OF 1.25MHz (HEXADECIMAL)

Data String Output

A typical application for the flag output is a data string output. The advantage of this output method is that it can provide a large number of output bits with little address or control logic decoding. For example, this method can be used to output data for an array of numeric displays, single bit indicators, or column drivers of a parallel numeric printer. An example of the hardware required to implement this type of output channel is given in Figure 10.

Here, the Address 14 output is used as a data strobe signal. However, the data strobe signal could also be built up by decoding more address bits so that the system memory size would not be limited to 16K bytes as in this example.

A listing of the program required is given in Figure 14. The data is assumed to be located in the system's RAM as illustrated in Figure 11.

The least-significant bit of the least-significant byte will be output first. The table length (TLEN) and the number of bits per byte (BPW) can be adapted as necessary by software modifications. The data strobe pulse on output ADR14 is generated by doing the dummy instruction STRA,R0 to address H'4000'.




Figure 10




Figure 11




Figure 12

FLOWCHART OF DATA STRING OUTPUT ROUTINE




Figure 13

ASSEMBLY LISTING OF DATA STRING OUTPUT ROUTINE

```

TWIN ASSEMBLER VER 1.0 PAGE 0001
LINE ADDR OBJECT E SOURCE
0001 * P0268054
0002 ****
0003 *
0004 * *** DATA STRING OUTPUT ROUTINE ***
0005 *
0006 * THIS PROGRAM TRANSFERS THE CONTENTS OF A MEMORY TABLE IN BIT BY *
0007 * BIT SERIAL FORM TO THE FLAG OUTPUT OF THE 2650 *
0008 *
0009 * THE TABLE LENGTH AND THE NUMBER OF BITS ARE SOFTWARE PROGRAMMED *
0010 *
0011 * A DATA STROBE OUTPUT IS GENERATED ON THE ADDRESS 14 OUTPUT *
0012 *
0013 *
0014 *
0015 * DEFINITIONS OF SYMBOLS *
0016 *
0017 0000 R0 EQU 8 PROCESSOR REGISTERS
0018 0001 R1 EQU 1
0019 0002 R2 EQU 2
0020 0003 R3 EQU 3
0021 0004 S EQU H'80' FSU SENSE
0022 0005 F EQU H'40' FLRG
0023 0006 MC EQU H'80' FSL 1-WITH-B WITHOUT CARRY
0024 0007 N EQU 2 BRANCH COND NEGATIVE
0025 0008 UN EQU 3 UNCONDITIONAL
0026 *
0027 0009 TLEN EQU H'07' TABLE LENGTH
0028 0008 BPW EQU H'80' NUMBER OF BITS PER BYTE
0029 *
0030 0000 ORG H'0600'
0031 0000 TABL RES TLEN LOCATION OF TABLE
0032 *
0033 ****
0034 *
0035 0007 ORG H'0500'
0036 0006 0007 STRT LODI,R2 TLEN
0037 0002 7508 CPSL MC
0038 0004 066000 STR1 LODA,R0 TABL,R3 LOAD R0 WITH TABLE DATA
0039 0007 0508 SET R1 TO NUMBER OF BITS PER BYTE
0040 0005 50 ROTA RR,R0
0041 0004 1006 BCTR,N,UNE TEST BIT
0042 0006 7440 ZERO CPSU,F IF ZERO, RESET FLAG
0043 0006 1004 BCTR,UN,STRB
0044 *
0045 0010 4000 ADR DATA H'40,00'
0046 *
0047 0012 7648 ONE PPSU,F IF ONE, SET FLAG
0048 0014 CC8518 STRB STRA,R0 #ADR GENERATE STROBE SIGNAL ON A14
0049 0017 F970 B008,R1,ROTA TEST FOR NUMBER OF BITS
0050 0019 F869 B008,R3,STR1 TEST FOR NUMBER OF BYTES
0051 0018 17 EXIT RETC,UN
0052 0000 END B
    
```

TOTAL ASSEMBLY ERRORS = 0000

Figure 14

PARALLEL INPUT/OUTPUT

The 2650 instruction set contains the following six input/output instructions:

		NO. BYTES
WRTC, RX	Write Control	1
REDC, RX	Read Control	1
WRTD, RX	Write Data	1
REDD, RX	Read Data	1
WRTĒ, RX DEVA	Write Extended	2
REDE, RX DEVA	Read Extended	2

The control signals generated by each I/O instruction simplify the interface circuitry required to generate I/O selection and timing signals. A low-cost control signal interface with related timing is shown in Figures 15 and 16.

When using standard TTL and 8T series I/O ports, the I/O operations can be done without slowing down the system. In this case the OPACK input could be controlled directly for all I/O operations.

Non-Extended I/O

The single-byte I/O instructions of the 2650 are referred to as non-extended I/O. In small systems with only two 8-bit input ports and two 8-bit output ports, this I/O facility requires a minimum of hardware interfacing between the CPU and I/O ports. The signals WRTC, WRTD, REDC, and REDD generated by the control logic decoder in Figure 15 can be used directly as output port clock pulses and input port enable signals, respectively.

Sequential I/O With Non-Extended I/O Instructions

In systems where a larger number of devices must be serviced in sequence, the use of a simple 8-bit output port can offer considerable savings in software. Normally the devices could be serviced with extended I/O instructions. However, since the device address is the second byte in this type of instruction, a series of data fetch and I/O instructions would be required to service the devices in sequence.

With an 8-bit output port functioning as a device address register, the device address can be modified under software control. In this way, a simple program loop can serve up to 8 I/O ports by rotating a single '1' through a CPU register that is output as a device address. This I/O addressing technique may also be used advantageously in systems where I/O operation requests are detected by software polling. A functional block diagram of this technique is shown in Figure 17.

Extended I/O

There are 2 extended I/O instructions in the 2650 instruction set. In these 2-byte instructions, the first byte specifies the operation code and the data source or destination register in the CPU. The second byte provides an 8-bit device address code that is output on the 8 least-significant bits of the address bus, ADR0 through ADR7.

The control signal decoding diagram (Figure 15) can be simplified for systems using only extended I/O, as shown in Figure 18. The timing diagram of Figure 16 also applies to this decoding technique.

Device Address Decoding Schemes

For extended I/O it is necessary to decode the address lines ADR0 through ADR7 in order to generate appropriate port selection signals. The choice of an address decoding scheme depends on factors such as total

CONTROL SIGNAL INTERFACE USING THE 74(L) S138 DECODER




Figure 15

I/O INTERFACE TIMING DIAGRAMS (Figure 15)




Figure 16




I/O requirements, the type of I/O ports used, and the total system configuration.

In principle, there are 2 basic methods of device address decoding. One method is the use of hardwired logic in which the device address is fixed; the other is a hardware programmable method in which the device addresses are individually set with jumpers or switches. Some examples of these methods are given in Figures 19 and 20.


In many applications a combination of these 2 methods is used. In addition, the control logic can be implemented as an integral part of the device address decoding. An example is shown in Figure 21.

Memory Mapped I/O


In memory mapped I/O, the I/O devices are treated as memory locations. An advantage of this technique is that all memory referencing instruction types (store, load, arithmetic, logical, etc.) can be used directly for I/O data. Device address decoding is not necessarily more complex than for normal extended I/O, since all I/O addresses could be located in a specific address block. Of course, this technique can only be used in systems which do not use the full memory address space for programs. A diagram of the I/O control logic, using the ADR14 output to discriminate between memory and I/O operations, is given in Figure 22. The device address decoding methods described earlier can also be applied to memory mapped I/O.



HARDWARE PROGRAMMABLE DEVICE ADDRESS DECODERS



(A) Using Exclusive-OR Gates



(B) Using Comparators

Figure 20

COMBINED CONTROL LOGIC AND ADDRESS DECODING





Figure 21

SINGLE POINT CONTROL

In many applications, the capability to set, clear, or test a single output point selected from a large number of output points is required. Designs of this type can be implemented using the 2650 I/O instructions. When used as described below, the WRTE, WRTC, and WRTD instructions become "set/clear single-bit" instructions, while the REDE instruction becomes a "test single-bit" instruction.

Single Bit Output—Direct Address

The write extended instruction can be used to select and set or clear a single output bit. The 2 bytes of the instruction can be interpreted as follows:



A₀ through A₆ of the second byte specify the output selected. The S/C bit specifies whether the bit is set or cleared. A typical hardware configuration controlling 64 points is shown in Figure 23. Here, the control line decoding and partial address decoding is done by the 74LS138, which selects one of the eight 9334s. One of the 8 latches in the selected 9334 is enabled by ADR0, ADR1, and ADR2 and is either cleared or set, as determined by the value of ADR7.

The XX field in the first byte selects 1 of the 4 available registers and outputs its contents on the data bus. Since this information is not used in this application, the value of XX is not important. However, it could be used to output an 8-bit control or status word in conjunction with the set/clear operation.

Single Bit Output—Indirect Address

If the address of the output to be set or cleared must be determined at program run time, the WRTD and WRTC instructions can be used. The address of the output bit is first loaded into one of the 2650 registers. A WRTD, Rx instruction is then issued if the bit is to be set, and a WRTC, Rx instruction is issued if the bit is to be cleared. The bit select is output on the data bus, and the D/C output carries the set/clear information. The hardware implementation can be the same as shown in Figure 23, except that ADR0-ADR5 are replaced by DBUS0-DBUS5, and ADR7 is replaced by D/C.

I/O CONTROL SIGNAL GENERATION FOR MEMORY MAPPED I/O




Figure 22

SIXTY-FOUR SINGLE BIT OUTPUTS USING THE 9334




Figure 23

Single Bit Input

One way of doing single bit input uses the techniques described earlier. The address of the bit that is to be tested is loaded into one of the 2650 registers and output to an 8-bit latch using an extended or non-extended write instruction. The latch output is decoded to select the desired bit, which is then applied to the Sense input pin. The 2650 Program Status Word instructions can then be used to test the state of the Sense input and to take appropriate program action.

The technique described above must be used if "indirect" bit addressing is required. If this is not a requirement, a more efficient implementation can be accomplished using the extended read instruction. This technique makes use of the fact that the 2650 automatically tests the contents of a register every time it is used as the destination of an operation. Thus, when the read extended operation reads data from an input port, the condition code bits in the program status word are set to reflect whether the new

register contents is positive, negative, or zero.

For the single bit input application, the second byte of the RETE, Rx instruction contains the address of the input bit to be tested. This data is applied to a bank of data selectors to select the addressed bit, which is then applied to the most-significant bit of the data bus, DBUS7. Since this is interpreted as the sign bit, the condition code bits in PSL will be set to reflect whether the bit being tested is a one or a zero. A conditional branch instruction can then be used to affect the desired program action. A hardware implementation for 64 inputs is shown in Figure 24. Note that an address latch is not required for this method.

INPUT PORT DEVICES

Gated Input Ports

The simplest form of an input port is the tri-state gate. Figure 25 illustrates the use of the 8T97 high-speed hex tri-state buffer for gated input ports. The 8T97 is non-inverting, and the tri-state control signals enable the buffers in groups of 4 and groups of 2, so that 8-bit ports can be implemented efficiently.

An effective circuit for systems using 8-gated input ports is the 74251 8-to-1 multiplexer, which has tri-state outputs that can interface directly with the data bus. The advantage of this circuit is that no external address decoding logic is needed. A configuration using gated input ports with the 74251 multiplexer is illustrated in Figure 26.

In addition to these 2 configurations, many other input port configurations are possible using standard TTL or Signetics 8T series logic circuits.

Latching Input Ports

Latching input ports may be required to store data from an external device, which is available only momentarily, before the actual input operation to the microprocessor takes place. This type of input port can be realized by connecting TTL-latch or D-type flip-flop circuits, such as the 7475, 74100, or 74175, to the inputs of a gated input port. As illustrated in Figure 27, by using the Signetics 8T10 Quad D-type flip-flop with tri-state outputs, an 8-bit latching input port can be implemented with only 2 packages. The 8T10 is functionally identical to the 74173.

SIXTY-FOUR SINGLE BIT INPUTS USING THE 74LS251




Figure 24




Figure 25

GATED INPUT PORTS WITH 74251 8-to-1 MULTIPLEXERS




Figure 26


LATCHING INPUT PORTS USING THE 8T10 (74173)

Figure 27


OUTPUT PORTS BUILT WITH STANDARD TTL AND 8T SERIES

Figure 28

OUTPUT PORT DEVICES

Output ports can be configured with a variety of standard TTL and 8T series flip-flops and registers. Typical circuits include:

- 9334 Addressable 8-bit latch
- 7475 Quadruple latch
- 74100 8-bit latch
- 74175 Quadruple D-type flip-flop
- 8T10 Quadruple D-type flip-flop with tri-state outputs

The 7475 and 74175 both have true and complement outputs. One special feature of the 8T10 is that the outputs may be disabled (placed in a high-impedance output mode) by the device that is connected to this output port. A logic diagram using these circuits for output ports appears in Figure 28.

The 9334 is useful in systems requiring a large number of latched outputs, since a portion of the decoding can be done using the on-chip 3-input decoder. A typical application of this was shown in Figure 23. It is also an efficient circuit for implementing eight 8-bit output ports.

I/O CONFIGURATIONS USING THE 8T31 BIDIRECTIONAL PORT**Functional Description**

The 8T31 is an 8-bit bidirectional I/O port consisting of 8 clocked latches with 2 bidirectional I/O buses, each of which has its own control logic. Each bus's (A and B) has a read and a write control input, and there is a master enable input for bus B only. The outputs of the latches follow the inputs when the clock is high, and latching will occur when the clock returns low.

The 8T31 is also equipped with a "power-on clear" circuit. If the clock input is held low until the power supply reaches 3.5 volts, the latches will be cleared. There is a logic inversion between bus A and bus B. As a result, when the 8T31 is cleared, bus A will have all logic "1" outputs and bus B all logic "0" outputs.

The control functions of the 8T31 are listed in Table III. A functional block diagram and a symbolic diagram of the 8T31 are illustrated in Figures 29 and 30, respectively.




Figure 29




Figure 30

BUS A					
R _{BA}	W _{BA}	CLK	BUS A		
X	0	1	WRITE (A→latch)		
0	1	X	READ (latch→A)		
1	1	X	HI-Z (Tri-state)		

BUS B					
R _{BB}	W _{BB}	W _{BA}	CLK	ME	BUS B
X	X	X	X	1	HI-Z
1	0	X	X	0	HI-Z
X	1	0	X	0	HI-Z
0	0	X	X	0	READ (latch→B)
X	1	1	1	0	WRITE (B→latch)

Table 3 8T31 CONTROL FUNCTIONS

As shown in Table III, each bus can operate independently except for the case of writing from both bus A and B. In this case writing from bus A will override any attempt to write from bus B.

8T31 Applications

The control functions of the 8T31 allow it to be used in various microcomputer input/output applications. In the I/O system diagram of Figure 31, the 8T31 is used to implement gated input ports, latching input ports, output ports, and a bidirectional data bus driver. All I/O ports can be controlled directly with the device select and REDE and WRTE lines coming from device decoders and I/O control logic.

In applications where interfacing is necessary with peripheral devices that need data transfers in two directions, like digital cassettes and data link communication circuits, the 8T31 can be used as a bidirectional I/O port. In this application, the I/O opera-

tion should be requested by interrupt or polling to prevent simultaneous write operations from peripheral and CPU. The bidirectional I/O port concept is illustrated in Figure 32.

Implementing an Eight-Bit Flag Register with the 8T31

In many industrial applications, such as process control, single bit inputs and outputs are used to monitor switches and detectors or to drive relays and lamps. A possible solution for such a flag register would be an eight-bit output port and a memory byte reserved as a flag register in the system's RAM. The setting, resetting, or testing of individual bits with this method of implementing a flag register requires many bytes of program memory. The output port and the memory location reserved as a flag register image must be updated after each bit operation.

The 8T31 can be used to implement a flag register without the use of a memory byte in the system's RAM. No additional hardware is required, and the saving in program memory bytes for flag operations is considerable. A logic diagram of this application is given in Figure 33. Listings of basic software to set, reset, and test individual flags for both positive and negative true outputs are given in Figures 34 and 35.

**THE 8T31 USED AS A GATED INPUT PORT,
LATCHING INPUT PORT, OUTPUT PORT, AND DATA BUS DRIVER**




Figure 31

THE 8T31 USED AS A BIDIRECTIONAL I/O PORT




Figure 32

A FLAG REGISTER IMPLEMENTED WITH THE 8T31




Figure 33

BASIC SOFTWARE FOR FLAG REGISTER OPERATIONS

TWIN ASSEMBLER VER 1.0

PAGE 0001

```

0001      * P0760090
0002 ****
0003      *
0004      *     **** FLAG MANIPULATION EXAMPLES ****
0005      *
0006      * THIS LISTING GIVES SOME EXAMPLES HOW TO SET, RESET
0007      * AND TEST INDIVIDUAL BITS OF AN EXTERNAL FLAG REGISTER *
0008      * BUILT WITH THE 8T31 BIDIRECTIONAL I/O PORT.          *
0009      * INSTRUCTIONS ARE GIVEN FOR BOTH ACTIVE 'HIGH' AND   *
0010      * ACTIVE 'LOW' OUTPUTS                                *
0011      *
0012 ****
0013      *
0014      * DEFINITIONS OF SYMBOLS
0015      *
0016 0000 R0 EQU 0      PROCESSOR REGISTERS
0017 0001 R1 EQU 1
0018 0002 R2 EQU 2
0019 0003 R3 EQU 3
0020 0000 Z EQU 0      BRANCH COND : ZERO
0021 0003 UN EQU 3      UNCONDITIONAL
0022 0000 AL EQU 0      ALL BITS ARE 1
0023      *
0024 0001 FLG0 EQU H'01' FLAG 0
0025 0002 FLG1 EQU H'02' FLAG 1
0026 0004 FLG2 EQU H'04' FLAG 2
0027 0008 FLG3 EQU H'08' FLAG 3
0028 0010 FLG4 EQU H'10' FLAG 4
0029 0020 FLGS EQU H'20' FLAG 5
0030 0040 FLG6 EQU H'40' FLAG 6
0031 0080 FLG7 EQU H'80' FLAG 7
0032      *
0033 0000 ONE EQU H'0000' DUMMY ADDRESS OF ROUTINE 'ONE'
0034 0050 ONES EQU H'0050' DUMMY ADDRESS OF ROUTINE 'ONES'
0035      *
0036 ****
0037      *
0038      * **INSTRUCTIONS FOR ACTIVE 'LOW' OUTPUTS**
0039      *
0040 0000 ORG H'0500'
0041      *
0042      * SET FLAG(S)
0043      *
0044 0504 38 SNFS REDC,R8 LOAD FLAG REGISTER IN R8
0045 0501 6404 IORL,R8 FLG2 SET FLAG 2
0046 0503 88 WRTC,R8 RESTORE FLAG REGISTER
0047      *
0048 0504 38 SNFS REDC,R8
0049 0505 6408 IORL,R8 FLG5+FLG6 SET FLAGS 5 AND 6
0050 0507 88 WRTC,R8 RESTORE
0051      *
0052      * RESET FLAG(S)
0053      *
0054 0508 38 RNFG REDC,R8
0055 0509 44FB ANDI,R8 H'FF'-FLG2 RESET FLAG 2
0056 0506 88 WRTC,R8 RESTORE

```

Figure 34

TWIN ASSEMBLER VER 1.0

PAGE 0002


```

0058 0506 38 RNFS REDC,R8
0059 0500 449F ANDI,R8 H'FF'-FLG5-FLG7 RESET FLAGS 5 AND 6
0060 050F B8 WRTC,R8 RESTORE
0061      *
0062      * TEST FLAG(S)
0063      *
0064 0510 38 TNFG REDC,R8
0065 0511 F404 TMI,R8 FLG2 TEST FLAG 2
0066 0513 100600 BCRA,AL,ONE BRANCH IF ONE
0067      *
0068 0516 38 TNFS REDC,R8
0069 0517 F468 TMI,R8 FLG5+FLG6 TEST FLAGS 5 AND 6
0070 0519 100650 BCRA,AL,ONES BRANCH IF BOTH ARE ONE
0071      *
0072 ****
0073      *
0074      * **INSTRUCTIONS FOR ACTIVE 'HIGH' OUTPUTS**
0075      *
0076 0510 ORG H'0550'
0077      *
0078      * SET FLAG(S)
0079      *
0080 0556 38 SPFG REDC,R8
0081 0551 44FB ANDI,R8 H'FF'-FLG2 SET FLAG 2
0082 0553 B8 WRTC,R8 RESTORE
0083      *
0084 0554 38 SPFS REDC,R8
0085 0555 44ED ANDI,R8 H'FF'-FLG1-FLG4 SET FLAGS 1 AND 4
0086 0557 B8 WRTC,R8 RESTORE
0087      *
0088      * RESET FLAG(S)
0089      *
0090 0556 38 RPFG REDC,R8
0091 0559 6404 IORL,R8 FLG2 RESET FLAG 2
0092 0558 B8 WRTC,R8 RESTORE
0093      *
0094 0556 38 RPFS REDC,R8
0095 0550 6412 IORL,R8 FLG1+FLG4 SET FLAGS 1 AND 4
0096 055F B8 WRTC,R8 RESTORE
0097      *
0098      * TEST FLAG(S)
0099      *
0100 0560 38 TPFG REDC,R8
0101 0561 F404 TMI,R8 FLG2 TEST FLAG 2
0102 0563 900600 BCRA,AL,ONE BRANCH IF ONE
0103      *
0104 0566 38 TPFS REDC,R8
0105 0567 F412 TMI,R8 FLG1+FLG4 TEST FLAGS 1 AND 4
0106 0569 900650 BCRA,AL,ONES BRANCH IF BOTH ARE ONE
0107      *
0108 0000 END B

```

TOTAL ASSEMBLY ERRORS = 0000

Figure 35



from the world-wide Philips Group of Companies

Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 42 1261.

Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.

Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel 523 00 00.

Brazil: IBRAPE, Caixa Postal 7383, Av. Paulista 2073-S/Loja, SAO PAULO, SP, Tel. 287-7144.

Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.

Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.

Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.

France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.

Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.

Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.

Hong Kong: PHILIPS HONG KONG LTD., Comp. Dept., Philips Ind. Bldg., Kung Yip St., K.C.T.L. 289, KWAI CHUNG, N.T. Tel. 12-24 51 21.

India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, JAKARTA, Tel. 44 163.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55.

Italy: PHILIPS S.P.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.
(IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.

Korea: PHILIPS ELECTRONICS (KOREA) LTD., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 44-4202.

Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 5-33-11-80.

Netherlands: PHILIPS NEDERLAND B.V., Afd. Elenco, Boschdijk 525, NL-4510 EINDHOVEN, Tel. (040) 79 33 33.

New Zealand: Philips Electrical Ind. Ltd., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119.

Norway: ELECTRONICA A/S., Vitaminveien 11, P.O. Box 29, Grefsen, OSLO 4, Tel. (02) 15 05 90.

Peru: CADESA, Jr. Ilo, No. 216, Apartado 10132, LIMA, Tel. 27 73 17.

Philippines: ELDAC, Philips Industrial Dev. Inc., 2246 Pasong Tamo, MAKATI-RIZAL, Tel. 86-89-51 to 59.

Portugal: PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21.

Singapore: PHILIPS SINGAPORE PTE LTD., Elcoma Div., POB 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11.

South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.

Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.

Sweden: A.B. ELCOMA, Lidingövägen 50, S-10 250 STOCKHOLM 27, Tel. 08/67 97 80.

Switzerland: PHILIPS A.G., Elcoma Dept., Edenstrasse 20, CH-8027 ZÜRICH, Tel. 01/44 22 11.

Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.

Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10.

United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.

United States: (Active devices & Materials) AMPEREX SALES CORP., 230, Duffy Avenue, HICKSVILLE, N.Y. 11802, Tel. (516) 931-6200.
(Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.
(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.

Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 9 43 21.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, Apdo 1167, CARACAS, Tel. 36 05 11.