{"payload":{"header_redesign_enabled":false,"results":[{"id":"79851621","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"KazukiChiyo/Modified-MIPS","hl_trunc_description":"This is a modified version of the 32-bit MIPS microprocessor. Please refer to \"manual.pdf\" for more information.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":79851621,"name":"Modified-MIPS","owner_id":23559202,"owner_login":"KazukiChiyo","updated_at":"2017-01-23T22:10:38.301Z","has_issues":true}},"sponsorable":false,"topics":["c","fpga","mips","assembler","memory-management","systemverilog","alu","vga-driver","fpu"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":98,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AKazukiChiyo%252FModified-MIPS%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/KazukiChiyo/Modified-MIPS/star":{"post":"4B1TlzQqOxYaiNmCt2HLIaldJLirLi1lwnAoeyhH2pZ2fhsmNx93pwBQWMdtac-loAEL5YrXx_qvgt5UmFdFOA"},"/KazukiChiyo/Modified-MIPS/unstar":{"post":"VStICWk0ttjv_pCCUmaFraDzM8tp_eFmTB9ecAGz-YBrxra5eK7KBtN2r7XPyw0-lwgn6wr74_RAb7EmsQXugQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"945XKwYh37KS5hiQ9ocEo903tuh8WwNkXlck0FXy3ZDMsSQ3mHWIg2ieERIVgNZ7gskrtAXEP2wg95ZG7FdWlQ"}}},"title":"Repository search results"}