


RISC-V Instruction Formats


Instructor: Stephan Kaminsky



Actual RISC-V
code generated
for the Tock
operating
system


Review of Last Lecture

- Pseudo-instructions
- Functions in assembly
 - Six steps to calling a function
- Calling conventions
 - Caller and callee saved registers



7/2/20 CS61C Su20 - Lecture 8

Great Idea #1: Levels of Representation/Interpretation



7/2/20

Agenda


- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary



First computers were hard to reprogram

ENIAC (University of Pennsylvania - 1946)

- Blazing fast
 - 10 digit x 10 digit multiply in 2.8 ms
- Programmed with patch cords and switches
 - 2-3 days to set up a new program



Big Idea: Stored-Program Concept

- Instructions can be represented as bit patterns
 - Entire programs stored in memory just like data
 - Reprogramming just takes rewriting memory
 - Rather than rewiring the computer
- Known as "von Neumann" computers after widely distributed tech report on EDVAC project

First Draft of a Report on the EDVAC
by
John von Neumann
Contract No. W-670-ORD-4926
Between the
United States Army Ordnance Department
and the
University of Pennsylvania
Moore School of Electrical Engineering
University of Pennsylvania
June 30, 1945

Everything has a memory address

 Since instructions and data are both in memory, addresses can point to either

- C pointers are just memory addresses that point to data
- The Program Counter (PC) just holds a memory address that points to code

How do you distinguish code and data?

Depends on Interpretation

Number Instruction
7,537,331 <-- 0x007302B3 --> add x5,x6,x7

- programs can be stored in memory as numbers
- whether a number is code or a value is all in how you interpret it
- Need a method for interpreting numbers as instructions

Binary compatibility

Programs are distributed in binary form


Bound to a specific instruction set

New machines in the same family want to run old programs ("binaries") as well as programs using new instructions

 Leads to "backwards-compatible" instruction set growing over time

9

Usually, the assembler does this translation



Instructions as Numbers

By convention, RISC-V instructions are each
 1 word = 4 bytes = 32 bits


31

- Divide the 32 bits of an instruction into "fields"
 - regular field sizes → simpler hardware
 - will need some variation....
- Define 6 types of instruction formats:
 - R-Format I-Format U-Format
 SB-Format UJ-Format

The 6 Instruction Formats

- R-Format: instructions using 3 register inputs
 —add, xor, mul —arithmetic/logical ops
- I-Format: instructions with immediates, loads
 —addi, lw, jalr, slli
- S-Format: store instructions: sw, sb
- SB-Format: branch instructions: beq, bge
- U-Format: instructions with upper immediates
 —lui, auipc
 —upper immediate is 20-bits
- UJ-Format: the jump instruction: jal

The 6 Instruction Formats



7/2/20

Agenda


- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary

R-Format Instructions (1/3)

 Define "fields" of the following number of bits each: 7 + 5 + 5 + 3 + 5 + 7 = 32

3	1					0
	7	5	5	3	5	7

• Each field has a name:



- Each field is viewed as its own unsigned int
 - -5-bit fields can represent any number 0-31, while 7-bit fields can represent any number 0-127, etc.

7/2/20 CS61C Su20 - Lecture 8 15


R-Format Instructions (2/3)

funct7 rs2 rs1 funct3 rd opcode

- opcode (7): partially specifies operation
 —e.g. R-types have opcode = 0b0110011,
 SB (branch) types have opcode = 0b1100011
- funct7+funct3 (10): combined with opcode, these two fields describe what operation to perform
- How many R-format instructions can we encode?
 - —with opcode fixed at 0b0110011, just funct varies: $(2^7) \times (2^3) = (2^{10}) = 1024$

7/2/20

R-Format Instructions (3/3)



- rs1 (5): 1st operand ("source register 1")
- rs2 (5): 2nd operand (second source register)
- rd (5): "destination register" receives the result of computation
- **Recall:** RISCV has 32 registers
 - —A 5 bit field can represent exactly $2^5 = 32$ things (interpret as the register numbers **x0-x31**)

Reading from the Green Sheet

add t0 t1 t2

RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order

MNEMONIC FMT NAME

add, addw R ADD (Word)

DESCRIPTION (in Verilog)


R[rd] = R[rs1] + R[rs2]

OPCODES IN	NUMERIO	CAL ORDER	BY OPCODE

OI CODES II	111011	LINCILL	TOLK D	OI CO				
MNEMONIC	ONIC FMT OPCO		DE FU	DE FUNCT3 F		CT7 OR IMM	HEXADECIMAL	
sd	S	S 010001		011			23/3	
add	R	0110	0011	000 000000		0000	33/0/00	
sub	R	0110	0011	000	0100	0000	33/0/28	
31								
0x0)	0x7	0x6	0:	x0	0x5	0x33	
func	t7	rs2	rs1	fur	ict3	rd	opcode	

R-Format Example

• RISCV Instruction: add x5,x6,x7



hex representation: $0 \times 0073 \ 02B3$

decimal representation: 7,537,331

Called a Machine Language Instruction

All RV32 R-format instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
,		•	1		•	•

Different encoding in funct7 + funct3 selects different operations

Agenda


- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary

I-Format Instructions (1/4)


- What about instructions with immediates?
 - -5-bit field too small for most immediates
- Ideally, RISCV would have only one instruction format (for simplicity)
 - —Unfortunately here we need to compromise
- Define new instruction format that is mostly consistent with R-Format
 - —First notice that, if instruction has immediate, then it uses at most 2 registers (1 src, 1 dst)

I-Format Instructions (2/4)

• Define "fields" of the following number of bits each: 12 + 5 + 3 + 5 + 7 = 32 bits




• Field names:




• **Key Concept:** Only **imm** field is different from R-format: rs2 and funct7 replaced by 12-bit signed immediate, **imm[11:0]**

I-Format Instructions (3/4)



- opcode (7): uniquely specifies the instruction
- rs1 (5): specifies a register operand
- rd (5): specifies destination register that receives result of computation

I-Format Instructions (4/4)



- immediate (12): 12 bit number
 - —All computations done in words, so 12-bit immediate must be *extended* to 32 bits
 - —always **sign-extended** to 32-bits before use in an arithmetic operation
- Can represent 2¹² different immediates
 - -imm[11:0] can hold values in range $[-2^{11}, +2^{11}-1)$

I-Format Example (1/2)

addi x15,x1,-40

OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNC T3	FUNCT7 OR IM	MM HEXADECIMAL
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
rd	= >	x15 /			

rs1 = x1

7/2/20 CS61C Su20 - Lecture 8 26

I-Format Example (2/2)

• RISCV Instruction: addi x15,x1,-40

Field representation (binary):



hex representation: $0 \times FD80 8793$

decimal representation: 4,253,058,963

All RISCV I-Type Arithmetic Instructions

imm[1]	.0]	rs1	000	rd	0010011	ADDI
	imm[11:0]		. 0450000000	10000000		SLTI
		rs1	010	rd	0010011	
imm[1]	L:0]	rs1	011	rd	0010011	SLTIU
imm[1]	1:0]	rs1	100	rd	0010011	XORI
imm[11	1:0]	rs1	110	rd	0010011	ORI
imm[11	imm[11:0]		111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
@ 000000	shamt_	rs1	101	rd	0010011	SRAI
		-	_	•		

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

This is part of the funct7 field

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

Load Instructions are also I-Type



- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create addresses, not to create final result
- Value loaded from memory is stored in rd

I-Format Load Example

• lw x14, 8(x2)

```
31
   imm[11:0]
                                    opcode
                  rs1
                        func3
                              rd
 offset[11:0]
                  base
                              dst
                                     LOAD
                        width
  00000001000
                 00010
                        010
                             01110
                                    0000011
                  rs1=2 LW
                             rd=14
                                     LOAD
     imm=+8
```

All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU

funct3 field encodes size and signedness of load data


- LBU is "load unsigned byte"
- LH is "load halfword", which loads 16 bits (2 bytes) and signextends to fill destination 32-bit register
- LHU is "load unsigned halfword", which zero-extends 16 bits to fill destination 32-bit register
- There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

Agenda

- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary

S-Format Used for Stores

- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as need immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note: stores don't write a value to the register file, no rd!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
- register names more critical than immediate bits in hardware design



S-Format Example

sw x14, 8(x2)31 opcode imm[11:5] rs2 rs1 func3 imm[4:0] 0100011 0000000 01110 00010 01000 off[11:5] off[4:0] SW STORE rs2=14rs1=2= 00000000 01000 combined 12-bit offset = 8

All RV32 Store Instructions

D	Lo.				-1	
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	1
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	7 5
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	3

SB SH SW

Agenda

- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary

Branching Instructions

- beq, bne, bge, blt
 - —Need to specify an **address** to go to
 - —Also take **two** registers to compare
 - Doesn't write into a register (similar to stores)
- How to encode label, i.e., where to branch to?

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - —Loops are generally small (< 50 instructions)</p>
- Recall: Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

PC-Relative Addressing

- PC-Relative Addressing: Use the immediate field as a two's complement word offset to PC
 - —Branches generally change the PC by a small amount
 - —Can specify ± 2¹¹ aligned word *addresses* from the PC

 Why not use byte address offset from PC as the immediate?

Branching Reach

- Recall: RISCV uses 32-bit addresses, and memory is byte-addressed
- 32-bit Instructions are "word-aligned": Address is always a multiple of 4 (in bytes)
 - PC ALWAYS points to an instruction
 - Note: if your system supports RISC-V compressed instructions (16 bit instructions), all instructions are **half word-aligned**.

- Let immediate specify #words instead of #bytes
 - —Instead of specifying $\pm 2^{11}$ bytes from the PC, we will now specify $\pm 2^{11}$ words = $\pm 2^{13}$ byte addresses around PC

Branch Calculation

• If we don't take the branch:

$$PC = PC+4 = next instruction$$

• If we do take the branch:

$$PC = PC + (immediate*4)$$

Observations:

—immediate is number of instructions to move (remember, specifies words) either forward (+) or backwards (-)

RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- 16-bit = half-word
- To enable this, RISC-V scales the branch offset to be half-words even when there are no 16-bit instructions
- Reduces branch reach by half and means that ½ of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- RISC-V conditional branches can only reach $\pm 2^{10} \times 32$ bit instructions either side of PC


Example Instruction Compression

Code taken from Tock embedded operating system

```
0000000020400094 reset handler:
  pub unsafe fn reset handler() {
                    addi
20400094:
                            sp, sp, -48
20400096:
            06 d6
                        ra. 44(sp)
20400098
            26 d4
                        s1, 40(sp)
2040009a:
                        s2, 36(sp)
2040009c:
                        s3, 32(sp)
2040009e:
            52 ce
                        s4, 28(sp)
204000a0:
                        s5, 24(sp)
204000a2:
            97 00 00 00
                             auipc
                                     ra, 0
204000a6:
            e7 80 40 60
                            jalr
                                     ra, ra, 1540
                             lui a0. 132096
204000aa:
            37 05 40 20
204000ae:
            13 05 05 04
                             addi
                                     a0, a0, 64
204000b2:
            73 10 55 30
                                     mtvec, a0
                             CSTW
 unsafe { &*self.ptr }
204000b6:
                             lui a0, 132099
204000ba
                                 a0, 988(a0)
            03 25 c5 3d
204000be:
                             lui a1, 1311
            b7 f5 51 00
204000c2:
            93 85 e5 15
                             addi
                                     a1, a1, 350
204000c6:
                    sw a1, 28(a0)
204000c8:
            23 20 05 00
                             sw zero, 0(a0)
204000cc:
                    sw a1, 28(a0)
            b7 f5 09 0d
204000ce:
                             lui a1, 53407
204000d2:
            b5 05
                    addi
                             a1, a1, 13
204000d4
                         a1, 24(a0)
```

RISC-V SB-Format for Branches

- SB-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -2¹² to +2¹²-2 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)




7/2/20

Branch Example (1/2)


• RISCV Code:

```
Loop: beq x19,x10,End add x18,x18,x10 addi x19,x19,-1 j Loop
End: <tarqet instr>
```




- Branch offset = 4×32 -bit instructions = 16 bytes
- (Branch with offset of 0, branches to itself)

Branch Example (1/2)



Branch Example (1/2)



RISC-V Immediate Encoding

• Why is it so confusing?!?!

					Insti	ructio	on Er	ncodi	ngs, i	nst[3	1:0]					
31	30	25	24	21	20	19	1	15 14	12	11	8	7		6	0	
	funct7			rs2		r	rs1	fur	nct3		rc	l		opco	ode	R-type
	in	nm[1]	1:0]			r	rs1	fur	nct3		ro	ł		opco	ode	I-type
i	mm[11:5]			rs2		r	rs1	fur	nct3	i	mm	[4:0]		opco	ode	S-type
imm[1	2] imm[10	0:5]		rs2		r	rs1	fur	nct3	imm[4	4:1]	imm[[11]	opco	ode	B-type
				<u>32-</u>	bit imı	media	ites p	rodu	ced, ir	nm[31	L:0]					
31	30		20	19	3	12	11	10	5	4		1	0			
		— i	nst[3]	l] —				inst[30:25]	inst[24:2	1] in	st[20])] I-	imm	ediate
		— i	nst[3]	1] —				inst[30:25]	inst	[11:8	8] - (ir	$\operatorname{ist}[7]$	S-	imn	nediate
	— j	inst[3]	31] —	3		ins	st[7]	inst[30:25]	inst	[11:8	8]	0	B	-imr	nediate
Upper	bits sign-e.	xtend	ded fr	om ins	t[31] a	cs61c s always	Su20 - L S			of ins				ges r	ole	i <u>n</u>

All RISC-V Branch Instructions

	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLT
	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGE
- 1		. 1	· .				

7/2/20 CS61C Su20 - Lecture 8 4

Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - —If moving individual lines of code, then yes
 - —If moving all of code, then no (why?)
- What do we do if destination is $> 2^{10}$ instructions away from branch?
 - —Other instructions save us:

```
beq x10,x0,far bne x10,x0,next \rightarrow j far next: \# next instr
```


Agenda

- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary

Dealing With Large Immediates

- How do we deal with 32-bit immediates?
 - —Our I-type instructions only give us 12 bits
- **Solution:** Need a new instruction format for dealing with the rest of the 20 bits.
- This instruction should deal with:
 - —a destination register to put the 20 bits into
 - —the immediate of 20 bits
 - —the instruction opcode

U-Format for "Upper Immediate" instructions



- Has 20-bit immediate in upper 20 bits of 32bit instruction word
- One destination register, rd
- Used for two instructions
 - LUI Load Upper Immediate
 - AUIPC Add Upper Immediate to PC

7/2/20

LUI to create long immediates

- lui writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits
- Together with an addi to set low 12 bits, can create any 32-bit value in a register using two instructions (lui/addi).

```
lui x10, 0x87654 # x10 = 0x87654000 addi x10, x10, 0x321 # x10 = 0x87654321
```

Corner Case

• How to set 0xDEADBEEF?

```
lui x10, 0xDEADB \# x10 = 0xDEADB000 addi x10, x10,0xEEF \# x10 = 0xDEADAEEF
```

addi 12-bit immediate is always sign-extended!

- if top bit of the 12-bit immediate is a 1, it will subtract -1 from upper 20 bits
 - We have: 0xDEADB000 + 0xFFFFFEEF = 0xDEADAEEF

Solution

• How to set 0xDEADBEEF?

```
lui x10, 0xDEADC # x10 = 0xDEADC000 addi x10, x10, 0xEEF # x10 = 0xDEADBEEF
```

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.

Assembler pseudo-op handles all of this: $1i \times 10$, $0 \times DEADBEEF$ # Creates two instructions

AUIPC

- Adds upper immediate value to PC and places result in destination register
- Used for PC-relative addressing

- Label: auipc x10, 0
 - Puts address of label into x10


Agenda

- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary

UJ-Format Instructions (1/3)


- For branches, we assumed that we won't want to branch too far, so we can specify a change in the PC
- For general jumps (jal), we may jump to anywhere in code memory
 - Ideally, we would specify a 32-bit memory address to jump to
 - —Unfortunately, we can't fit both a 7-bit opcode and a 32-bit address into a single 32-bit word
 - —Also, when linking we must write to an rd register
 cs61C Su20 Lecture 8

UJ-Format Instructions (2/3)



- jal saves PC+4 in register rd (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
- ±2¹⁸ 32-bit instructions
- Reminder: "j" jump is a pseudo-instruction—the assembler will instead use jal but sets rd=x0 to discard return address
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

jalr Instruction (I-Format)



- jalr rd, rs1, offset
- Writes PC+4 to rd (return address)
- Sets PC = rs1 + offset
- Uses same immediates as arithmetic & loads
 - no multiplication by 2 bytes

Uses of jalr

```
31
    imm[11:0]
                                           opcode
                      rsl
                             func3
                                    rd
      offset
                              0
                                  dest
                     base
                                            JALR
# ret and jr psuedo-instructions
ret = jr ra = jalr x0, ra, 0
jalr x1 = jalr ra, x1, 0
# Call function at any 32-bit absolute address
lui x1, <hi 20 bits>
jalr ra, x1, <10 12 bits>
# Jump PC-relative with 32-bit offset
auipc x1, <hi 20 bits>
jalr x0, x1, <lo 12 bits>
```

Agenda

- Stored-Program Concept
- R-Format
- I-Format
- S-Format
- SB-Format
- U-Format
- UJ-Format
- Summary

Summary of RISC-V Instruction Formats

31	30 2	5 24 2	21 2	0	19	15	14	12	11	8		7	6	0	
	funct7		rs2		rs1		funct	3	6	rc	ł		opco	ode	R-type
-		10.00020					1212						-		1.00
	imm[]	11:0]			rs1		funct	3		ro	ł		opco	ode	I-type
2					11.										
in	11:5		rs2		rs1		funct	3		imm	[4:0]		opco	ode	S-type
		4.0													
imm[12	imm[10:5]		rs2		rs1		funct	3	imm	[4:1]	imn	n[11]	opco	ode	B-type
	·														
		imm	31:12]							ro	ł		opco	ode	U-type
imm[20] imm[]	[0:1]	imn	n[11]	imn	n[19	0:12]			rc	ł		opco	ode	J-type

Summary

- The Stored Program concept is very powerful
 - —Instructions can be treated and manipulated the same way as data in both hardware and software
- RISCV Machine Language Instructions:

imm[31:12]			rd	0110111	LUI	0000000		-	001	-	0010011	OTT	
	imm[31:12]			rd	0010111	AUIPC	0000000	shamt	rs1	001	rd	0010011	SLLI
imn	120 10:1 11 1			rd	1101111	JAL	0000000	shamt	rsl	101	rd	0010011	SRLI
imm[11:0] rs1 000			rd	1100111	JALR	0100000	shamt	rs1	101	rd	0010011	SRAI	
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ	0000000	rs2	rsl	000	rd	0110011	ADD
imm[12]10:5]	rs2	rsl	001	imm[4:1 11]	1100011	BNE	0100000	rs2	rsl	000	rd	0110011	SUB
imm[12]10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT	0000000	rs2	rsl	001	rd	0110011	SLL
imm[12]10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE	0000000	rs2	rs1	010	rd	0110011	SLT
imm[12]10:5]	rs2	rsl	110	imm[4:1 11]	1100011	BLTU	0000000	rs2	rsl	011	rd	0110011	SLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU	0000000	rs2	rs1	100	rd	0110011	XOR
imm[11:0		rs1	000	rd	0000011	LB	0000000	rs2	rs1	101	rd	0110011	SRL
imm[11:0]		rsl	000	rd	0000011	LH	0100000	rs2	rs1	101	rd	0110011	SRA
imm[11:0		rsl	010	rd	0000011	LW	0000000	rs2	rsl	110	rd	0110011	OR
imm[11:0		rsl	100	rd	0000011	LBU	0000000	rs2	rsl	111	rd	0110011	AND
imm[11:0		rsl	101	rd	0000011	LHU	0000	pred suc	c 00000	000	00000	0001111	FENCE
	rs2					SB	0000	0000 0000	00000	001	00000	0001111	FENCE.
imm[11:5]	11 (4) (4)	rsl	000	imm[4:0]	0100011		00000	0000000	00000	000	00000	1110011	ECALL
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH	00000	0000001	00000	000	00000	1110011	EBREA
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW		csr	rsl	001	_ rd	1110011	CSRRW
imm[11:0		rs1	000	rd	0010011	ADDI		csr NC	t in C	5601	rd	1110011	CSRRS
imm[11:0		rs1	010	rd	0010011	SLTI		csr	L III	JOTA	rd	1110011	CSRRC
imm[11:0]	rs1	011	rd	0010011	SLTIU		csr	zimm	101	rd	1110011	CSRRW
imm[11:0		rsl	100	rd	0010011	XORI		CST	zimm	110	rd	1110011	CSRRSI
imm[11:0		rsl	110	rd	0010011	ORI				111		1110011	CSRRCI
imm[11:0		rs1	111	rd	0010011	ANDI		csr	zimm	111	rd	1110011	CSRRC
annanna T			001		0010011			•					_