
## Homework 9

| Ma. | 1024 bits n=16   |
|-----|--|
|     |  |
|     | 1024 5.ts<br>16 bits per word = 64 words 6:64 decoder needed |
|     | 6 bits in address  |
| •   |  |
| 16. | 1024 Sifs N=8  |
|     |  |
|     | 8 bits perword = 124 words 7:128 decoder needed              |
|     | 7 bits in addiess.   |
|     |  |
| 10. | 1824 5HS N=64  |
|     |  |
|     | cy pits per word = 16 words 4:16 decolor needed              |
|     | 4 bits in address  |
|     |  |
| 2.  | Instial;   |
|     | Data - 00/010 RI- 0/0110 RZ-111000 P3-000001                 |
|     | DATA = 00 1010   RE 111000   P. 000001                       |
|     | Clk Signal 1   |
|     |  |
|     | 5,5=11   |
|     | R1=000001 R2=111000 R3=000001                                |
| *   |  |
|     | Clk Signal 2   |
|     | 5, 50 = 10   |
|     | R, = 000001, R2 = 111000 R3 = 111000                         |
| •   |  |
|     | Clk Signal 3   |
|     | 5,50=01  |
|     | R=000001 R=111000 R=111000                                   |

Clk Signal 4 5,50=00 R, = 000001 R2 = 001010, R3 = 111000 CIL Signal 5 5,50=11 R, = 000001, R2=001010, R3=111000 0000001 30. 8 bit Adder 8-3 it Data Register 36. After first pising clock edge = Output 153. After second rights dock adje - output is 6 ,0000011 After third rising clock edge - only ut is 9 100000010 After 85th rising dock edge - Output is 255 After 86th rising clock edge - Ontput is 2. 36 If I had a simple binary up counter with a smaller adder and smiller data storage register, I would have a two bit up counter and Counter 1 2's the isgit however many smaller adders and smaller date storage registers connected together to make one 8 5.4 adder and 8 sit datastorage ATT ATT Tayon Donta The carry out one adder would be the earry in for unother adder. The Qu of data register with be the input for another register. The adders will only add when

hall II of the tent to locate I's then it would add I to adder a



5d. 01010101 Even number of 1's, so no error 6. 1100 1100 PT DJ DZ DI PY DO PZ PI C1: PI @ DO @ DI @ D3 = 0 @ 1 @ 0 @ 1 = 0 C41 P4 D D1 D D2 D3 = 1 0 0 0 0 0 1 = 0 (T: PT & D3 & P2 & D1 & P4 & PO & P2 & P1= CT = 0 C4 C2C1 = 000-Number of bit errors =0 Correct 8- bit word = 1100 1100 Correct 4 bit date word = 1001 0011 0010 PT 03 P2 P1 P4 P0 P2 P1 CI: 0 0 0 0 1 0 0 = 1 C2: 1 0 0 0 1 6 0 2 0 C4: 0010100=0 CT! OBOBIBOBOBIBO:21 CT21 C4 C2C1 = 001 Number of bit errors = 1 Correct & 5.+ word = 0011.0011 Correct 43it word = 0110

| T) Sales  | 1011 1010 PT D3 D2 D1 P4 D0 P2 P1                           |
|-----------|---|
| inelia    |   |
| Military. | C1 = P1 B D0 B D1 B D3 = 0 B O B 1 B O = 1                  |
|           | C2= P2 + D0 + D2 + D3 = 1 + O + 1 + O = 0                   |
|           | C4 = Py D D, D D2 D D3 = 1 D 1 D 1 D 0 = 1                  |
|           | CT = PT + D3 + D2 + D2 + P4 + D0 + P2 + P1 = 1              |
|           |   |
|           | CT = 1  |
|           | C4C2C1 = 101  |
|           | Munter of bit errors = 1                                    |
| -         | Correct 8 bit word = 10101010                               |
|           | Correct 4 bit wird : 0100                                   |
|           |   |
|           | 00 to 00 10 PT 03 D2 01 P4 D0 P2 P1                         |
|           |   |
|           | C1 = 0 0 0 0 0 0 0 = 0                                      |
| -         | C2-1808180=0  |
|           | C4= 0 0 0 0 1 0 0 = 1                                       |
|           | CT = 000010000000000000000000000000000000                   |
|           |   |
|           | CT20  |
|           | C4 C2 C1 = 100  |
|           | Number of bit error = 2                                     |
|           | Correct & bit word = Don't know ginee we                    |
|           | Correct 4 bit word = don't know where the 2 bit errors are. |
|           | C 211 013 21 01,  |
|           |   |