COEN 21 Lab 8


Part 1


```
1 2 3
              module USR4 (X,RSI,LSI,CLK,S,Q);
  input [3:0] X;
  input RSI, LSI, CLK;
  input [1:0]S;
  output reg [3:0] Q;
  always @ (posedge CLK)
  hegin
  45678
                      begin
           9
           case(S)
                             2'b00: Q<=Q;
2'b01: Q<={RSI, Q[3:1]};
2'b10: Q<={Q[2:0], LSI};
10
11
12
13
                             2'b11: Q<=X;
14
15
                             endcase
                      end
16
               endmodule.
```

```
module tb();
           reg c]k;
reg [3:0]x;
reg [1:0]s;
reg ]si, rsi;
wire [3:0]q;
          Lab81 dut(.CLK(clk), .X(x), .S(s), .RSI(rsi), .LSI(lsi), .Q(q));
      ☐ initial begin | clk = 0;
           forever #5 clk = ~clk; end
      ⊟initial begin
        x = 12;


s = 3;
        #10;
        s = 2;
lsi = 0;
         #100;
        lsi = 1;
         #10;
         s = 0;
         #10
        s = 1;
rsi = 0;
         #10
         rsi = 1;
         #100
$finish;
         end
endmodule
```

```
20
21
22
22
22
24
25
26
27
28
29
31
33
33
33
34
35
36
37
38
39
40
41
42
43
44
44
          □ module Lab8(
                   RSI,
                   LSI,
                    CLK,
                   S,
X,
                    Q
             );
             input wire RSI;
             input wire LSI;
             input wire CLK;
             input wire [1:0] S;
input wire [3:0] X;
output wire [3:0] Q;
          □USR4 b2v_inst(
                   .RSI(RSI),
.LSI(LSI),
.CLK(CLK),
45
46
47
48
49
                   .s(s),
.x(x),
.Q(Q));
50
51
52
             endmodule
```





Part 2



```
pong_controller1.v
                                  pong4.v
 module pong_controller1(input CLK, QLEFT, iRESET, iRSRV, output reg LSI, output reg [1:0] s);
  reg [1:0] currstate, nextState;
  parameter sIDLE = 2'b00, sRSRV = 2'b01, sMOVL = 2'b10, sENDL = 2'b11;
always @(posedge CLK) currState <= nextState;
              always @(*) begin
nextState = SIDLE;
case(currState)
       ⋴
       sIDLE: begin
if(iRSRV) nextState = sRSRV;
{LSI, S} = 3'b011;
                             end
                        end

SRSRV: begin

if(!iRESET) nextState = SMOVL;

{LSI, S} = 3'b110;
                             end
                       end

sMOVL: begin

if(iRESET) nextState = sIDLE;


else if(QLEFT) nextState = sENDL;

else nextState = sMOVL;

{LSI, S} = 3'b010;
        ᆸ
                        sENDL: begin
                                       nextState = sIDLE;
{LSI, S} = 3'b000;
                             end
                        default: begin
                                       nextState = SIDLE;
{LSI, S} = 3'b000;
                        endcase
          endmodule
```

```
pong_controller1.v
                                                                                            tb2.v
                                                                                                            4
                                                                                                                                 Lab8.v
                                                                                                                                                   pong4.v
 module pong4(RSI,LSI,S,CLK,Q);
  input [1:0]S;
  input RSI,LSI,CLK;
 1
 4 5
             output reg [3:0]Q;
6
7
8
9
10
11
12
13
14
15
             always@(posedge CLK)
                 case(s)
2'b00: Q<=Q;
2'b01: Q<={RSI, Q[3:1]};
2'b10: Q<={Q[2:0], LSI};
2'b11: Q<=4'b0000;</pre>
      F
                  endcase
             end
         endmodule
```

```
1
         pong_controller1.v
                                                                                                  tb2.v
                                                                                                                    Lab8.v
                                                        pong4.v
 module tb2();
  reg CLK, iRESET, iRSRV;
  wire[3:0] Q;
  Lab8 dut(.CLK(CLK), .iRESET(iRESET), .iRSRV(iRSRV), .Q(Q));
  initial begin
        CLK = 0;
        forever #5 CLK = ~CLK;
end
 123456789
       ⋳
                end
initial begin
iRESET = 1;
       10
                #10
iRESET = 0;
11
12
13
14
15
16
17
                iRSRV = 1;
                #10
iRSRV = 0;
18
19
20
                $finish;
                end
          endmodule
```



2. Describe the most challenging part of this lab.

The most challenging part of the lab was getting the right outputs in the simulation. We had problems with getting both of our test benches to work properly. One mistake that we had was that we forgot to change "top" in the test bench files to the name of the Verilog file that was created from our bdf file and not the USR4 Verilog.


3. For lab part 1, if you loaded the register with 1101, what value would that represent if you interpreted it as an unsigned integer? With RSI=0, if you shifted to the right what binary pattern would you see and how would it be interpreted as an unsigned number? With RSI=0, if you shifted to the right a second time what binary pattern would you see and how would it be interpreted as an unsigned number? Explain how right shifting is related to dividing by 2.

It would represent 13 when interpreted as unsigned. The subsequent shift would have a value of 6 and if done again you would have 3. Each binary position represents a power of two. When you shift to the right, you are essentially dividing each bit's decimal representation by two. For 1101, for example, you get 8/2 + 4/2 = 4 + 2 which equals 6.

4. In the previous question, for unsigned interpretation of the values, RSI was set to zero. To divide by 2 using a right shift for signed integer interpretation using 2's complement representation, what should RSI be? Why?

RSI should be set to the value of the most significant bit of the binary number being shifted. If you take 1100 which is interpreted as -8 + 4 = -4, shifting to the right and replacing with 0 would result in a positive value of 6, whereas replacing with one gives you -8 + 6 = -2. If you always replaced it with 1, however, then positive values, such as 0110 would go from a value of 6 to a value of -5. By replacing with the value of the most significant bit 0, we would get 3, the correct result.

5. How would two 4-bit universal shift registers be connected to form an 8-bit universal shift register? Show a schematic in which each 4-bit register is shown as a block component with inputs and outputs. Do not show the internal components and connections of the 4-bit universal shift register.



6. For lab part2, if the controller is in the idle state and the right serve input is high during an active clock edge, what is the next state? For the next 6 active clock edges, specify the state that the controller is in after each clock edge.

According to the provided State Table the next states in order would be

- 1) sRightPlayerServes
- 2) sMoveLeft
- 3) sMoveLeft
- 4) sMoveLeft
- 5) sEndLeft
- 6) sIDLE

7. If by mistake QLEFT were connected to Q[0] instead of Q[3], how would your answer to the previous question change?

According to the provided State Table the next states in order would be

- 1) sIDLE to sRightPlayerServes
- 2) sMoveLeft
- 3) sEndLeft
- 4) sIDLE
- 5) sIDLE
- 6) sIDLE

8. Show how you would modify your state transition diagram to allow both players to serve. How many additional states would you need? What additional inputs and outputs would be needed?

There would be three additional states that we would need. The three states are sLeftPlayerServes, sMoveRight and sEndRight. The additional inputs would be QRIGHT and iLSRV, where iLSRV represents the left player hitting the ball and QRIGHT is connected to the Q[0] output. There would be one additional output which would be RSI, which indicates that the ball is in play for the right player to hit.