## Bryan Alexander Kendall Won


#### Introduction

In this week's lab we created a circuit that uses counters, one up counter and one down counter. The up counter goes from 1 to 5 and the down counter goes from 5 to 1. When the up counter reaches 5, the counter is reset back to 1 on the next count. Vice versa for the down counter. The circuit stops when the up counter and down counter have the same value. The stop and win signal is changed to 1.


# If you were to change your design to have the counters count from 2 to 6 (or 6 to 2) instead of only 1 to 5, list all the things you would need to change.

To change the counter's counter range from 1 to 5 into becoming 2 to 6, we would need to change the values in the UpControl and DownControl modules inside Lab\_7.v to reflect this new behavior. In the UpControl module, we would need to now load the value 2 into the counter when the value reaches 6. Similarly in the DownControl module, we would now need to load the value 6 into the counter when the current value reaches 2. After doing this, we would need to recompile the design files before redoing the simulation.

### Circuit Diagram/Schematic



#### ModelSim Simulation/Waveform



## top.v Verilog File

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and any partner logic
// functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors. Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.
      123456789
"Quartus Prime"
"Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"
"Tue Feb 23 17:37:40 2021"
                                // PROGRAM
                                // VERSION
// CREATED
                       ⊟module top(
                                             Reset,
Stop,
Clock,
                                              Lose,
                               );
                              input wire Reset;
input wire Stop;
input wire Clock;
output wire Lose;
output wire Win;
35
36
37
38
                               wire CntEn;
wire SYNTHESIZED_WIRE_0;
                                                          SYNTHESIZED_WIRE_0;

SYNTHESIZED_WIRE_1;

[2:0] SYNTHESIZED_WIRE_2;

[2:0] SYNTHESIZED_WIRE_10;

SYNTHESIZED_WIRE_4;

SYNTHESIZED_WIRE_5;

[2:0] SYNTHESIZED_WIRE_6;

[2:0] SYNTHESIZED_WIRE_11;
                               wire
wire
39
40
41
42
43
44
                               wire
                               wire
wire
                               wire
                                                            SYNTHESIZED_WIRE_0 = 1;
SYNTHESIZED_WIRE_4 = 0;
Counter b2v_inst(
    .Clock(clock),
    .Reset(Reset),
    .Dir(SYNTHESIZED_WIRE_0),
    .CntEn(CntEn),
    .Load(SYNTHESIZED_WIRE_1),
    .New(SYNTHESIZED_WIRE_2),
    .Count(SYNTHESIZED_WIRE_1));
                    DownControl b2v_inst2(
| .Count(SYNTHESIZED_WIRE_10),
| .Load(SYNTHESIZED_WIRE_5),
| .New(SYNTHESIZED_WIRE_6));
                   Counter b2v_inst3(
    .clock(clock),
    .Reset(Reset),
    .Dir(SYNTHESIZED_WIRE_4),
    .CntEn(cntEn),
    .Load(SYNTHESIZED_WIRE_5),
    .New(SYNTHESIZED_WIRE_6),
    .Count(SYNTHESIZED_WIRE_10));
                    □UpControl b2v_inst4(
| .Count(SYNTHESIZED_WIRE_11),
.Load(SYNTHESIZED_WIRE_1),
.New(SYNTHESIZED_WIRE_2));
```

## tb.v Verilog File

## Lab\_7.v Verilog File

```
Immodule Upcontrol(
    input[2:0] Count,
    output Load,
    output[2:0] New);
  3
  4
                assign Load=(Count==3'b101)?1'b1:1'b0;
assign New=(Count==3'b101)?3'b001:1'b001;
  67
  8 9
10
         □ module DownControl(
                input[2:0] Count,
output Load,
output[2:0] New);
11
12
13
14
                assign Load=(Count==3'b001)?1'b1:1'b0;
assign New=(Count==3'b001)?3'b101:1'b101;
15
16
17
             endmodule
18
19
20
21
22
23
         module Counter(
input Clock,
input Reset,
input Dir,
input CntEn,
24 25
                input Load,
input[2:0] New,
output reg[2:0] Count);
26
27
28
29
            always @(posedge clock)
               begin
if (Reset == 1)
30
         31
32
33
                         begin
                         Count <= 3'b001;
34
                         end
35
                   else
36
                        begin
37
                         if(CntEn == 1)
38
         ₽
                                 begin
                                 if(Load == 1)
39
40
41
42
43
44
45
46
47
48
49
50
         ᆸ
                                    begin
                                        Count <= New;
                                     end
                                 else
                                    begin
if (Dir == 1)
                                        begin
Count <= Count + 1;
         ₽
                                         end
                                        begin
Count <= Count - 1;
         \dot{\Box}
51
52
53
54
55
56
57
58
59
60
                             end
end
                       end
               end
            endmodule
        module winLose(
   input stop,
   input[2:0] UpCount,
   input[2:0] DownCount,
   output reg CntEn,
   output reg Lose,
   output reg Win);
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
               always@(UpCount or DownCount)
                   begin
Win<=1'b0;
        Lose<=1'b0;
if(Stop)
begin
                              CntEn<=1'b0;
if(UpCount==DownCount)
Win<=1'b1;
                              else
                                 Lose<=1'b1;
81
82
                          end
                       else
83
84
                          begin
         Ė
                             CntEn<=1'b1;
 85
                          end
86
87
                   end
88
            endmodule
```