




Homework 6




- b. You can obtain the needed frequencies by scaling down our current counter. So $\frac{16}{64} = 0.25$, therefore to design a 16 MHz clock from a 64 MHz clock it needs to be scaled down by $0.25\times$. So everything will be a fourth of what it was when it was 64 MHz. For 2 MHz, it would be scaled down to $\frac{1}{32}$ of the 64 MHz. So the minimum time between the clock oscillating is 62.5 ns for 16 MHz and 500 ns for 2 MHz.

- c. The lowest frequency clock signal is 1 MHz, because the max nanoseconds is 1000 ns and to get frequency it is $\frac{1000 \text{ ns}}{1 \text{ ns}}$ so $\frac{1000 \text{ ns}}{1000 \text{ ns}} = 1 \text{ MHz}$.


- d. Yes. You could obtain the needed clock frequencies in part b, using a down counter, because it has the same amount of bits and there is a change the least significant bits every time, only difference is that Q0, Q1, Q2 & Q3 start at 1 rather than 0.



$T_0: \text{Down} - \text{En}$ $T_1: \text{Down} - \text{En} \cdot Q_0'$ $T_2: \text{Down} - \text{En} \cdot Q_0' \cdot Q_1'$ $T_3: \text{Down} - \text{En} \cdot Q_0' \cdot Q_1' \cdot Q_2'$
 $\text{Up} - \text{En}$ $\text{Up} - \text{En} \cdot Q_0$ $\text{Up} - \text{En} \cdot Q_0 \cdot Q_1$ $\text{Up} - \text{En} \cdot Q_0 \cdot Q_1 \cdot Q_2$



3b is on the next page after 4.



Using an nand gate, the clock will stop flip-flops for Q_3 when $Q_3 = 1$. This prevents Q_3 from changing when the counter hits 8.

3b.

