

COEN 21 Lab 4

In this lab, we are creating an adder for two-bit integers. It takes in the three inputs and a fourth selector input using multiplexers to select which functions to use. We made two function blocks for each output, and a multiplexer chose between them using the input A1. We used Shannon's expansion to design the functions. As a result, we created a circuit that added two numbers between 0-3 and added them to get a number from 0-6.

S0F0=A0'B0+A0B0' S0F1=A0'B0+A0B0' S1F0 = A0'B1+B1B0'+A0B1'B0 S1F1 = A0'B1'+B1'B0'+A0B1B0 S2F0=A0B1B0 S2F1=B1+A0B0

S0








Fs. (O, Ao, B1, B0) = A'Ao'B1 + A'B180 + A'A081'B0

fs,(1, Ao, B, Bo)= A, Ao'B,'+ A, B,'B.'+ A, AoB, B.

S2







```
module Mux2to1 (x1,x2,A1,f);
      input x1,x2,A1;
      output f;
      assign f = (-A1&x1)|(A1&x2);
endmodule
module f00 (A0,B0,s0f0);
      input A0,B0;
      output s0f0;
      assign s0f0=A0^B0;
endmodule
module f01 (A0,B0,s0f1);
      input A0,B0;
      output s0f1;
      assign s0f1=A0^B0;
endmodule
module f10(A0,B1,B0,s1f0);
      input A0,B1,B0;
      output s1f0;
      assign s1f0=(~A0 & B1)|(B1 & ~B0)|(A0 & ~B1 & B0);
endmodule
```

```
\label{eq:continuity} \begin{split} & \text{module f11(A0,B1,B0,s1f1);} \\ & \text{input A0,B1,B0;} \\ & \text{output s1f1;} \\ & \text{assign s1f1=($\sim$A0 & $\sim$B1)|($\sim$B1 & $\sim$B0)|(A0 & B1 & B0);} \\ & \text{endmodule} \end{split}
```

Conclusion

In this lab, we learned how to implement Verilog designs and the usefulness of Verilog in organizing logical circuit schematics at higher levels of complexity. We didn't face any challenges with our Verilog or schematics. The only challenges we faced were small errors that required the TA's assistance to fix. For example, having to change the name of Waveform.vwf to Waveform4.vwf in the simulation settings.