Home work 7


a. 00 01 02 03 1 0 0 0 3 0 0 1 0 0 0 0 1 1000 0 1 0 0 0100 0010 0001 0001 10000 0010 0 0 0 11 0 0 10 0 0 0 1 10000 0 0 0 15 0 0 1 0 16 0001

16. There are 4 different 4-5.t values for QoQ, Q2 Q3.


tc. Only one flip-flop can have an output value of 1 at the same time.

1d. Two flip-flops change value on a single active clock edge. One changes from 1 to D and the other changes from 0 to 1.

000,0203 20. 12 14 0 0 0 1 25. For a twisted ring counter, there are 2N states for N flipflops, therefore there are: 8 different 4-Sof values for Q0Q1Q2Q3 Only one flip flop changes value on a single active clock edge Q. Q. Q. Q. 2d. 1 0 1 0 0 1 0 1 0 1 H 0 1 0 1 1 0 0 1 0



3. A circuit has two positive edge-triggered D-type flip-flops which have a common clock signal. The two D inputs are  $D_0 = X \cdot (Q_1 + Q_0')$  and  $D_1 = X \cdot (Q_1 + Q_0)$  where X is an external input signal. Based on the operation of D-type flip-flops, complete the timing diagram below for the D's and Qs by stepping one clock cycle at a time to first evaluate the Ds before each active clock edge, and then set the value of the Qs after the clock edge until the following active cock edge. Assume that set-up and hold time requirements have been met. Do not explicitly show propagation delays through the flip-flops.



- 4. For the circuit in the previous problem, add a circuit output Z which is  $Z = Q_1 \cdot Q_0$ . Analyze this circuit operation for all inputs with a next state table and a state transition diagram instead of doing a simple timing diagram for one specific input sequence.
  - a. Show the next state table for this circuit in the style of Figure 6.6 with present state Q1 Q0 in place of y2 y1 and input X instead of w. For the next state, evaluate D2 D1, which will be the next state since it will be the value of the flip-flop outputs after the active clock edge.
  - b. Draw the state transition diagram in the style of Figure 6.3. Use the actual state values of  $Q_1$ ,  $Q_0$  rather than A, B, C, and D.
  - c. What does this circuit do? When is the output 1?
  - d. Create the timing diagram from the previous problem directly from the state table for the specific input sequence given and make sure that they are the same.
- 5. A 4-bit shift register with outputs  $Q_0$ ,  $Q_1$ ,  $Q_2$ ,  $Q_3$  has serial input  $D_0 = Q_0 \oplus Q_3$ . Note that there is no external input to this shift register. However, the shift register will have a synchronous load capability so that its starting state can be specified.
  - a. Show the next state table for this shift register in the style of Figure 6.6. Use  $Q_0, Q_1, Q_2, Q_3$  to define the states.
  - b. Draw the state transition diagram for the case where the shift register is initialized to 0000.
  - c. Draw the state transition diagram for the case where the shift register is initialized to 1000.

al do

O

1

0

()

O

١

6

٥

4a.	Prosent State   Next State
	Input x=0 x=1 Output
	B1 B0 8 D1 D0 D1D6 Z
	0 6 00 01/0
	0 1 0 0 10
	100011
	11000111
46.	(O1 Q0 (Z)
46.	(00/0)
	(01/0)
A-	(11/1)
J	(10/0)
Чс.	This circuit starts from QI Qr = 00, When the
T.C.	input x=1, the circuit moves to the next states
~	At any state if the input x =0, then the circuit
	moves to the first / starting state Q1 Q0=00. When the
	output es I the circuit's present state is the tourth
	state and moves to the fourth state if the input xil
	on the next positive clock edge.
- 4a.	·
	Clock
	01
	.00
	a1
	00

and protest

------

2/-

		Make the control of t	
5ai	Present State	Next State	
200	Input	Poz Qu DQ3	
	Qo Q1 Q2 Q3	Q0 Q1 Q2 Q3	
	0 0 0 0	0000	
	0001	1000	-\
	0010	0001	
	0 0 1	1001	
	0 1 0 0	0010	
	0 1 0 1	1010	1
	0   1 0	0011-	-
		1011	1
	1 0 0 0	1100	
	000	0100	1
	0 1 0	1101	100
		0101	The co
	1 1 0 0	1110	No.
	101	0110	100
	1 1 1 0	1 1 1	
		0111	100
			100
54	(0.000		No.7

56. (QoQIQIQ)

(0000)

Since Do= 000 (03

:. Next state equal 0000 and repeats over again

