Computer Architecture Lecture 05

Finite State Machines Synchronous and Asynchronous Circuits


Artem Burmyakov, Alexander Tormasov

September 30, 2021





Recap: S/R Latch (or Transparent Latch)


A circuit to store 1 bit of information





S	R	Q
1	0	1
0	1	0
0	0	Q ^{prev}
1	1	Illegal inputs





































FSM - an abstract machine



FSM - an abstract machine, defined as follows:


a) It can be in exactly one of a finite number of states at any given time;



FSM - an abstract machine, defined as follows:

a) It can be in exactly one of a finite number of states at any given time;

b) Has one initial state;




FSM - an abstract machine, defined as follows:

It can be in exactly one of a finite number of states at any given time; a)

b) Has one initial state;

It gets inputs from outside; c)




FSM - an abstract machine, defined as follows:

It can be in exactly one of a finite number of states at any given time; a)


b) Has one initial state;

It gets inputs from outside; c)



FSM - an abstract machine, defined as follows:

- a) It can be in exactly one of a finite number of states at any given time;
- b) Has one initial state;
- c) It gets inputs from outside;
- d) It changes its state in response to inputs;



FSM - an abstract machine, defined as follows:


It can be in exactly one of a finite number of states at any given time; a)

b) Has one initial state;

It gets inputs from outside c)

d) It changes its state in response to inputs;

It can produce output as well e)




FSM - an abstract machine, defined as follows:

- a) It can be in exactly one of a finite number of states at any given time;
- b) Has one initial state;
- c) It gets inputs from outside
- d) It changes its state in response to inputs;
- e) It can produce output as well

This FSM is deterministic

(There is no state with two outgoing transitions for the same input)



FSM - an abstract machine, defined as follows:


- a) It can be in exactly one of a finite number of states at any given time;
- b) Has one initial state;
- c) It gets inputs from outside
- d) It changes its state in response to inputs;
- e) It can produce output as well

This FSM is deterministic

(There is no state with two outgoing transitions for the same input)

Formalization:

 $S = \{s_0, s_1, ..., s_n\}$ - set of states



FSM - an abstract machine, defined as follows:


- a) It can be in exactly one of a finite number of states at any given time;
- b) Has one initial state;
- c) It gets inputs from outside
- d) It changes its state in response to inputs;
- e) It can produce output as well

This FSM is deterministic

(There is no state with two outgoing transitions for the same input)

Formalization:

$$S = \{s_0, s_1, \dots, s_n\}$$
 - set of states $I = \{i_0, i_1, \dots, i_k\}$ - inputs



FSM - an abstract machine, defined as follows:


- a) It can be in exactly one of a finite number of states at any given time;
- b) Has one initial state;
- c) It gets inputs from outside
- d) It changes its state in response to inputs;
- e) It can produce output as well

This FSM is deterministic

(There is no state with two outgoing transitions for the same input)

Formalization:

$$S = \{s_0, s_1, ..., s_n\}$$
 - set of states $I = \{i_0, i_1, ..., i_k\}$ - inputs $O = \{o_0, o_1, ..., o_m\}$ - outputs



FSM - an abstract machine, defined as follows:


- a) It can be in exactly one of a finite number of states at any given time;
- b) Has one initial state;
- c) It gets inputs from outside
- d) It changes its state in response to inputs;
- e) It can produce output as well

This FSM is deterministic

(There is no state with two outgoing transitions for the same input)

Formalization:

$$\begin{split} S &= \{s_0, s_1, \dots, s_n\} \text{ - set of states} \\ I &= \{i_0, i_1, \dots, i_k\} \text{ - inputs} \\ O &= \{o_0, o_1, \dots, o_m\} \text{ - outputs} \\ F &= (S \times I) \rightarrow (S \times O) \text{ - transition function} \end{split}$$



FSM - an abstract machine, defined as follows:

- a) It can be in exactly one of a finite number of states at any given time;
- b) Has one initial state;
- c) It gets inputs from outside
- d) It changes its state in response to inputs;
- e) It can produce output as well

This FSM is deterministic

(There is no state with two outgoing transitions for the same input)

Formalization:

$$S = \{s_0, s_1, \dots, s_n\} \text{ - set of states}$$

$$I = \{i_0, i_1, \dots, i_k\} \text{ - inputs}$$

$$O = \{o_0, o_1, \dots, o_m\} \text{ - outputs}$$


$$F = (S \times I) \rightarrow (S \times O)$$
 – transition function

 i_0 S = 0R = 0Uninitialized s_0 state i_1 S = 1R = 0R = 1 i_0 i_0 S = 0S = 0R = 0R = 0 $\underline{Q} = 1_{S_1}$ $\frac{Q}{Q} = 0$ \mathbf{S}_2 $\overline{Q} = 0$ $i_1 = 1$ i_2 S = 0R = 1S=1s'S = 1 $i_3^{R=1}$ R = 0R = 1 l_1 Invalid s_3 state S = 1R = 0 $Q = \overline{Q}$ $S = 0 \ t_0$

State transition diagram – visualization of FSM

Finite State Machine (FSM) Visualization

State transition diagram




Finite State Machine (FSM) Visualization


Transition table – an alternative

Current state	Input	New state	Output
s_0	i_0	s_0	undefined
s_0	i_1	s_1	1
s_0	i_2	s_2	0

State transition diagram




Recap: Transparent S/R Latch



Set/Reset Latch (or transparent latch)


S	R	Q
1	0	1
0	1	0
0	0	Q ^{prev}
1	1	Illegal inputs


S/R Latch: A Less Detailed Representation




Set/Reset Latch (or transparent latch)


S	R	Q
1	0	1
0	1	0
0	0	Q ^{prev}
1	1	Illegal inputs






Set/Reset Latch (or transparent latch)






Set/Reset Latch (or transparent latch)



Advantage:


- No need to care about an invalid input combination (like S=1, R=1 is prohibited for S/R latch);
- All input combinations allowed
- Simpler usage



Advantage:

- No need to care about invalid input combination (like S=1, R=1 is prohibited for S/R latch);
- All input combinations allowed
- Simpler usage


Data is stored by latch, until a different value "D" arrives, at a time when pin "Enable" is activated



Advantage:

- No need to care about invalid input combination (like S=1, R=1 is prohibited for S/R latch);
- All input combinations allowed
- Simpler usage

Data is stored by latch, until a different value "D" arrives, at a time when pin "Enable" is activated



Synchronous vs. Asynchronous Circuits

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger		
Clock Presence		
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	
Clock Presence		
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence		
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence		Clock governs the entire circuit activity
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)		Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence		Used
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behaive as a synchronous, but at the price of a higher hardware implementation complexity)	
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behave as a synchronous, but at the price of a higher hardware implementation complexity)	More complex, larger
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays) Higher
Power Consumption	Lower	(e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behave as a synchronous, but at the price of a higher hardware implementation complexity)	More complex, larger
Sample Use Cases		Register files; Most of the circuits containing memory elements

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used)	Slower (due to overpessimistic synchronisation delays) Higher
Power Consumption	Lower	(e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behave as a synchronous, but at the price of a higher hardware implementation complexity)	More complex, larger
Sample Use Cases	Arithmetic-Logic Unit (ALU); Small fast peripheral circuits supporing CPU operation	Register files; Most of the circuits containing memory elements

Digital Circuits Classification

