#### Computer Architecture Lecture 4

# **Combinational Logic Circuits (Cont.)**


Artem Burmyakov, Alexander Tormasov

September 16, 2021




Sample combinational logic circuit:

AND
AND
OR
AND




1) An output signal depends just on "current" input signals



1) An output signal depends just on "current" input signals


"Combinational circuit" = combine inputs and get the output




1) An output signal depends just on "current" input signals

"Combinational circuit" = combine inputs and get the output

There is no dependency on previous signals or computation results




- 1) An output signal depends just on "current" input signals
- 2) Comprised of logic gates, such as AND, OR, etc., and wires connecting them




- 1) An output signal depends just on "current" input signals
- 2) Comprised of logic gates, such as AND, OR, etc., and wires connecting them


Observation: "shorter" wires are better, e.g. due to lower propagation delays (there is some connection to Moore's law)



- 1) An output signal depends just on "current" input signals
- 2) Comprised of logic gates, such as AND, OR, etc., and wires connecting them
- 3) Output signal is updated after the change of input signals, subject to propagation delay




3) Output signal is updated after the change of input signals, subject to propagation delay Propagation delay – time delay between the change of inputs and the update of output




3) Output signal is updated after the change of input signals, subject to propagation delay Propagation delay – time delay between the change of inputs and the update of output

Critical Path of the Integrated Circuit – the one taking the longest time (results in the "worst case" propagation delay)




Output signal is updated after the change of input signals, subject to propagation delay Propagation delay – time delay between the change of inputs and the update of output Critical Path of the Integrated Circuit – the one taking the longest time (results in the "worst case" propagation delay)

Computed in the direction starting from the output pin(s)



Output signal is updated after the change of input signals, subject to propagation delay Propagation delay – time delay between the change of inputs and the update of output Critical Path of the Integrated Circuit – the one taking the longest time (results in the "worst case" propagation delay)

Computed from the output pin(s)



Q is updated when both inputs,  $I_1$  and  $I_2$ , are updated;


Inputs  $I_1$  and  $I_2$  are in turn outputs of other logic gates;

Repeat backtracking, to compute the worst case delay


3) Output signal is updated after the change of input signals, subject to propagation delay Propagation delay – time delay between the change of inputs and the update of output

Critical Path of the Integrated Circuit – the one taking the longest time (results in the "worst case" propagation delay)

Computed in the direction starting from the output pin(s)








## 3) Output signal is updated after the change of input signals, subject to propagation delay

Sample timing diagram:


"0" – deasserted state;

"1" - asserted








Sample timing diagram:	Δ
"0" – deasserted state; "1" - asserted	B
Might not correspond to the circuit above	Q




Sample timing diagram:		
"0" – deasserted state;	A	
"1" - asserted	<u>B</u>	
Might not correspond	0	
Might not correspond to the circuit above		Time
















Sample timing diagram:	<b>A</b>		-
"0" – deasserted state; "1" - asserted	В		-
Might not correspond	Q		
to the circuit above		Time	j













- 1) An output signal depends just on "current" input signals ("combinational" = combine inputs)
- 2) Comprised of logic gates, such as AND, OR, etc., and wires connecting them
- 3) Output signal is updated after the change of input signals, subject to propagation delay
- 4) Use no memory units, such as registers (as opposed to "sequential" circuits to be discussed)



4) Use no memory units, such as registers (as opposed to "sequential" circuits – to be discussed)


Sequential circuits – an alternative to combinational




4) Use no memory units, such as registers (as opposed to "sequential" circuits – to be discussed)

Sequential circuits – an alternative to combinational

Register (from "to register" = "to remember") – a memory element, to store electrical signal



- 1) An output signal depends just on "current" input signals ("combinational" = combine inputs)
- 2) Comprised of logic gates, such as AND, OR, etc., and wires connecting them
- 3) Output signal is updated after the change of input signals, subject to propagation delay
- 4) Use no memory units, such as registers
- 5) Typically, no clock signal is present (exceptions might apply)



- 1) An output signal depends just on "current" input signals ("combinational" = combine inputs)
- 2) Comprised of logic gates, such as AND, OR, etc., and wires connecting them
- 3) Output signal is updated after the change of input signals, subject to propagation delay
- 4) Use no memory units, such as registers
- 5) Typically, no clock signal is present (exceptions might apply)

Key advantage: Fast (thus, used in such components, as processor ALU)

Key disadvantage: No support of inputs synchronization (will be discussed later)

# Implementation of Arithmetic Operations in Computers

## Key principles:

1) Convert decimal number inputs into binary representation

## Implementation of Arithmetic Operations in Computers

### Key principles:

- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using a combinational logic circuit

## Implementation of Arithmetic Operations in Computers

#### Key principles:


- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format

#### Key principles:

- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format

Any Boolean function can be implemented by using only one out of these sets of logic gates:

#### 1) AND, OR, NOT




#### Key principles:

- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format


Any Boolean function can be implemented by using only one out of these sets of logic gates:

1) AND, OR, NOT These is the basis:

If some of these logic gates is removed, some functions are not implementable



$$A \longrightarrow Q$$




#### Key principles:

- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format

Any Boolean function can be implemented by using only one out of these sets of logic gates:

- 1) AND, OR, NOT
- 2) NAND universal logic gate (no other logic gate is needed)




#### Key principles:


- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format

Any Boolean function can be implemented by using only one out of these sets of logic gates:

- 1) AND, OR, NOT
- 2) NAND universal logic gate (no other logic gate is needed)

Example:







#### Key principles:

- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format

Any Boolean function can be implemented by using only one out of these sets of logic gates:

- 1) AND, OR, NOT
- 2) NAND universal logic gate
- 3) NOR another logic gate





#### Key principles:

- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format

Any Boolean function can be implemented by using only one out of these sets of logic gates:

- 1) AND, OR, NOT
- 2) NAND universal logic gate
- 3) NOR another logic gate
- 4) XOR and boolean constant "1"

### Boolean Function Implementation: Key Results from Discrete Math

#### Key principles:

- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format

Any Boolean function can be implemented by using only one out of these sets of logic gates:

- 1) AND, OR, NOT
- 2) NAND universal logic gate
- 3) NOR another logic gate
- 4) XOR and boolean constant "1"

These results are formally proved in Discrete Math in forms of "Logic Completeness Theorems"

### Boolean Function Implementation: Key Results from Discrete Math

#### Key principles:


- 1) Convert decimal number inputs into binary representation;
- 2) Implement an arithmetic operation (e.g. "+", "-", "\*", "/") by using combinational logic circuits;
- 3) Convert the computation result back into decimal format


Any Boolean function can be implemented by using only one out of these sets of logic gates:


- 1) AND, OR, NOT
- 2) NAND universal logic gate
- 3) NOR another logic gate
- 4) XOR and boolean constant "1"


These results are formally proved in Discrete Math in forms of "Logic Completeness Theorems"

Zhegalkin polynomial – another interesting result











1) Capture inputs (might arrive not simultaneously);



2) Store inputs until a certain time instant;




- 1) Capture inputs (might arrive not simultaneously);
- 2) Store inputs until a certain time instant;
- 3) Output all inputs simultaneously to ALU

Not a pure combinational circuit

(for example, typically has IR –

instruction register)




- 1) Capture inputs (might arrive not simultaneously);
- 2) Store inputs until a certain time instant;
- 3) Output all inputs simultaneously to ALU

Not a pure combinational circuit

(for example, typically has IR –

instruction register)

Recall Instruction Fetch (IF) stage of a pipelined execution for instructions



Combinational logic circuit for arithmetical and logic operations

Fast - advantage

No synchronization support

disadvantage

Sequential logic circuits (clocked)

- 1) Capture inputs (might arrive not simultaneously);
- 2) Store inputs until a certain time instant;
- 3) Output all inputs simultaneously to ALU


# Key Hardware Building Blocks for Combinational Circuits

- 1) Multiplexer
- 2) Demultiplexer
- 3) Decoder
- 4) Encoder

### Multiplexor

Sets output to one of its inputs, based on selector signals






### Demultiplexor

Forwards input signal to one of its multiple outputs, based on the selector signals (other outputs remain "0") I Only 1 I input pin  $S_1 = S_n$  I On the selector signals  $S_1 = S_n$  output pins  $S_n = S_n$  output pins  $S_n = S_n$  output pins  $S_n = S_n$ 

#### Decoder

Sets to "1" exactly one output pin, which corresponds to the signals of input pins; All other pins are set to "0"



#### Encoder

The opposite function of a decoder; Only one output pin is set to "1", while all others – "0"

Up to 
$$2^n$$
 input pins 
$$\left\{ \begin{array}{c} \underline{I_1} \\ \underline{I_2} \\ \underline{\vdots} \\ \underline{I_m} \end{array} \right\} \quad n \text{ output pins}$$

## Key Hardware Building Blocks for Combinational Circuits

- 1) Multiplexer
- 2) Demultiplexer
- 3) Decoder
- 4) Encoder

These circuits are generously used in the implementation of real hardware, such as the main system memory, ALU, etc.

ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"

ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"

Circuit for "+"


Circuit for "-"

Circuit for "\*"

Circuit for "/"

ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions


Let our ALU support 4 instructions: "+", "-", "\*", "/"



Only 2 arguments of 1 bit each (for explanation simplicity)

ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"




ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"

#### **Multiplexer:**

Sets output to one of its inputs, based on selector signals




ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"

#### **Multiplexer:**

Sets output to one of its inputs, based on selector signals




To specify instruction code

ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"

#### **Multiplexer:**

Sets output to one of its inputs, based on selector signals




There is a correlation between the execution time of the longest instruction and CPU clock length

ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"

#### **Multiplexer:**

Sets output to one of its inputs, based on selector signals




There is a correlation between the execution time of the longest instruction and CPU clock length For this example, the longest instruction must complete within 1 CPU clock cycle

ALU (Arithmetic Logic Unit) – the part of CPU to implement arithmetic and logic instructions

Let our ALU support 4 instructions: "+", "-", "\*", "/"


#### **Multiplexer:**


Sets output to one of its inputs, based on selector signals





There is a correlation between the execution time of the longest instruction and CPU clock length For this example, the longest instruction must complete within 1 CPU clock cycle


More instructions supported is not necessary better (recall RISC vs. CISC designs)
























Memory Unit a set of memory cells (each cell has its address) Question: How to construct a circuit for storing multiple bits of data (not only 1 bit)? Data to be stored  $Q_2$ (1 bit in this case) **DEMUX** Links for data transfer  $S_1$ Based on the memory cell address, input data Memory cell address is propagated to one of the memory cells

### X-to-1 Multiplexer


Based on the values of its n selector (control) pins, a multiplexer sets the value of its output Q to the value of one of its  $X \leq 2^n$  inputs




Question: How to construct an X-to-Y Multiplexer?

### 1-to-Y Demultiplexer

Based on the values of its m selector pins, a demultiplexer outputs its input value Q at one of its  $Y \leq 2^m$  output pins, while all other output pins are set to 0s




## Multiplexer-Demultiplexer Composition




### *X*-to-*Y* Multiplexer:


Chooses one of its X input pins, and outputs its value at one of its Y output pins, while all other output pins are reset to 0s (usually)





	Α	
Inputs	, ,	
	D	
	В	
	С	
	C	
	D	
	$\mathcal{D}$	





AND logic gate for each pin

















## An Alternative Implementation: 4-to-1 Multiplexer by Using NAND Gates

