Computer Architecture Lecture 05


Set/Reset Latches

Artem Burmyakov, Alexander Tormasov

September 23, 2021




Recap: NOR gate



NOR = OR + NOT


Recap: NOR gate



Λ	\cap	R	=	\cap	R	+	N	\cap	Т
١,	\mathbf{U}	ı١	_	v	ı١		ıv	v	

Α	В	OR
1	1	1
1	0	1
0	1	1
0	0	0

Recap: NOR gate





Ν	\cap	R	=	\cap	R	+	N	U.	T
- 1 \		ı١	_	v	ı١		ıν	v	

Α	В	OR	NOR
1	1	1	0
1	0	1	0
0	1	1	0
0	0	0	1


If at least one input is "1", NOR outputs "0"


Circuit Construction: 2 NOR gates







Circuit Construction: Input Pin S








Circuit Construction: Input Pins S and R



















Flow direction


Circuit Construction: Output Pin Q




Circuit Construction: Output Pin Q



OR gate outputs "1" if at least one input is "1"




OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1"




OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1" $\frac{S}{Q}$ No dependency on this input (if S=1)

OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1"




This output depends on R value (if S=1)

OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1"




This output depends on R value (if S=1)


OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1"



OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1"




OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1"




Does Q depend on the order of S and R arrival (e.g. S arrives first, and R arrives next)?


OR gate outputs "1" if at least one input is "1" NOR gate outputs "0" if at least one input is "1"





Does Q depend on the order of S and R arrival (e.g. S arrives first, and R arrives next?)


No; you can check it by hand




















Next, assume that R changes from "0" to "1"




Next, assume that R changes from "0" to "1"




Next, assume that R changes from "0" to "1"




Finally, let R to change from "1" back to "0"



Finally, let R to change from "1" back to "0"




Finally, let R to change from "1" back to "0"



NOR gate outputs "0" if at least one input is "1"

Circuit Analysis


Finally, let R to change from "1" back to "0"




NOR gate outputs "0" if at least one input is "1"


Circuit Analysis

Finally, let R to change from "1" back to "0"




$$S = 1, R = 0:$$
 $Q = 1$





$$S = 1, R = 0:$$
 $Q = 1$


$$S = 0, R = 1:$$
 $Q = 0$



$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$


$$S = 0, R = 0$$
: Q is stored by circuit




$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit






$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit


<u> </u>					
S_		 	 	 	
					+
R					U
0					
unde	rfined	 	 	 	
unac	illica	 	 	 	




$$S = 1, R = 0$$
: $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0$$
, $R = 0$: Q is stored by circuit







$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit






$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0$$
, $R = 0$: Q is stored by circuit







$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit







$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit





$$S = 1, R = 0:$$
 $Q = 1$


$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit

The value of Q is stored by a circuit for some time (due to complex physics processes)



Stores 1 bit of information




$$S = 1, R = 0$$
: $Q = 1$


$$S = 0, R = 1$$
: $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit

The value of Q is stored by a circuit for some time (due to complex physics processes)



Stores 1 bit of information



$$S = 1, R = 0$$
: $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit


Interpretation:

S – "set" pin

R – "reset" pin

Q – stored value

Stores 1 bit of information



$$S = 1, R = 0$$
: $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit


$$S = 1, R = 1$$
: An illegal combination

Interpretation:

$$S$$
 – "set" pin

Q – stored value

Stores 1 bit of information



$$S = 1, R = 0:$$
 $Q = 1$

$$S = 0, R = 1:$$
 $Q = 0$

$$S = 0, R = 0$$
: Q is stored by circuit


$$S = 1, R = 1$$
: An illegal combination

Interpretation:

$$S$$
 – "set" pin


Q – stored value

S/R Latch: Truth Table



S	R	Q
1	0	1
0	1	0
0	0	Q ^{prev}
1	1	Illegal inputs

S/R Latch: Truth Table




S	R	Q
1	0	1
0	1	0
0	0	Q ^{prev}
1	1	Illegal inputs

Cross-coupled connection – the key feature of latches: the output of one gate serves as an input to another gate


S/R Latch: Multiple Implementations Available

1) Implementation by using NOR logic gates:




S/R Latch: Multiple Implementations Available

1) Implementation by using NOR logic gates:




2) by using NAND logic gates:




S/R Latch: Multiple Implementations Available

1) Implementation by using NOR logic gates:



2) by using NAND logic gates:




These representations are logical oversimplified representations, hiding many implementation details

Recap: Each logic gate is an electronic circuit, implemented by using transistors


Logic Gate	Symbolic Representation	Truth Table			Implementation with Transistors	
		A	В	Q=AB	A ••••••••••••••••••••••••••••••••••••	
	$A \longrightarrow a$	0	0	0	A NOVE TO SERVICE TO S	
AND	Q AND Q	1	0	0	B •₩	
	B	0	1	0	$\bigcup_{\mathbf{Q}} \mathbf{Q} = AB$	
		1	1	1	4.7K \$	
	$A \longrightarrow Q$ $B \longrightarrow Q$				+6V	
		A	В	Q=A+B	10K	
		0	0	0	A - 10K 2N2222 typ.	
OR		1	0	1	B ⊶ 10K	
		0	1	1	Q = A + B	
		1	1	1	4.7K \(\bigg\)	
	$A \longrightarrow Q$				+Vcc	
				Q=A'	≥ R2	
NOT			0	1	Q = A'	
			1 0		A • Transistor Switch	
					T1	


Electrical circuit implementation (one of many):




Before usage, latch is initialized by one of these input combinations: either R = 1 & S = 0, or S = 1 & R = 0;

Electrical circuit implementation (one of many):






Switch to control the input values of *S* and *R* (assumed to have 3 positions)




Electrical circuit implementation (one of many):



Switch to control the input values of *S* and *R* (assumed to have 3 positions)


Electrical circuit implementation (one of many):

There is an external power supply, to support latch functioning





Switch to control the input values of *S* and *R* (assumed to have 3 positions)


Electrical circuit implementation (one of many):





Cross-coupled connections between gates and corresponding transistors









































A reversible state?

