ANALOG CIRCUITS EE301



Name: Vilasagaram Keerthan

Roll Number: 2022EEB1226


Course Instructor: Dr. Mahendra Sakare

Aim:

To design Beta Multiplier, Cascode Current Mirror and Cascode Amplifier (in 180nm and 22nm technologies) in LTSpice and Magic.


LTSpice Simulation:

The overall block diagram of cascode amplifier with other blocks:




a. 180nm Technology:


LTspice Simulation photos for beta Multiplier, Cascode Mirror and Cascode Amplifier(180nm). w/L are set in the Beta Multiplier and Cascode Current Mirror circuits.



Beta Multiplier




Cascode Current Mirror




Cascode Amplifier


Output:
The simulation output values are attached here:



Output Waveform



Vbiasp, Vbias1, Vbias2, Vbias2, Vbias3 values



Frequency Response Graph(AC Analysis)

Calculations: For Calculating the specifications (w) of Cascode Amplifier.

Gliven, Vob=1.8V, Av= 20VA CL=IDF

Power Dissipation (B) < 5mW, Unity Grain B.W(UGB) > 500KHz Unlex = 350.8 uA/2; Uplex = 71.2 uA/2 (channel modulation)

for 180mm technology

Assumption: let Pole frequency fp = 2.2 MHz

$$g_m = \frac{Av}{Rout} \implies g_m = \frac{20}{72343.156} = 0.0002765$$

for finding Vor lets consider the ckt diagram.

$$0.000276 = 350.8 \times 10^{-6} (\frac{\omega}{L})_{NMOS} \times 0.2 \implies (\frac{\omega}{L})_{NMOS} = 3.94$$

Considering all the MosfeTs

to be in Saturation

Voiese of My

Voiese of My

Local My

Local My

Local My

Local MosfeT

Considering the Industrial

stordords, drop across

each MosfeT be Vov = 0.2V

$$G_{m} = M_{n}(c_{v}) \left(\frac{\omega}{L_{NMOS}} \right) V_{ov}$$
 $V_{o} = 1.8V$

Voiese of My

Local My

Lo

Since, the same current is flown through all the MOSFETS

Equating Both

$$\left(\frac{\omega}{L}\right)_{Mos} = \frac{350.8 \times 63.94}{71.2} = 19.41$$

For Range of Vbiess & Vbios 2 & Vbios 2 & Vbios 3:

For Saturation, : Nord-NTH & Vos


图

$$|V_{\text{bies 2}} - V_{\text{s}}| - |-0.5| \le |1.4 - 1.6|$$


for My,
$$V_0 = 1.6V$$
, $V_s = 1.8V$ for My $V_0 = 0.2V$, $V_s = 0$
 $V_{bias1} > 1.1V$ $V_c = 0.2V$
 $V_s = 0.2 + V_{7h} = 0.7V$

b. 22nm Technology:


LTspice Simulation photos for beta Multiplier, Cascode Mirror and Cascode Amplifier(180nm). w/L are set in the Beta Multiplier and Cascode Current Mirror circuits.



Beta Multiplier




Cascode Current Mirror




Cascode Amplifier

Output:


The Simulation outputs are Attached here:



Output Waveform



Vbiasp, Vbias1, Vbias2, Vbias3 values



Frequency response Graph(AC Analysis)

Calculations: For 22nm Technology

Calculations: Considering the given values of some as 180nm for 22nm technology. In Cox = 100 M/V, MpCox = 50 MHz

Assumptions - let pole frequency fp = 2.6 MHz

$$g_m = \frac{A_v}{R_{out}} = \frac{20}{61213.44} = 0.0003265$$

9m= Un Cox (w) Nov =>0.000326 = 100×10-6w) x 0.2

 $T_0 = \frac{1}{2} \times 100 \times 10^{-6} \times 16.336 \times (0.2)^2$

Since some current posses through the P-Mos also.


Paver Dissipation (P.D) = VDX ID = 0.8 x 32.672

```
For finding range of Volosy, Voloss, Voloss & Vs No Hoges
 Consider the circuit-(Soluration region for all MOSFETS)
 for M: VD=0.2V, VGE, CV, VTh=0.3V
       Vs=0.2+0.3=0.5V
      Vos > Vers -VTh =>
for M: VD=0.4V, Ys=0.2V
        Vbies3 = 0.2 +0.3+0.2
-br M3: Vas-VTn >-0.2V=>Vbloss+03-06>
 for My: 155 V7n > -0.2
               Vbies 10.8+0.3 > -0.2 > Vbies 1 >0.3V
    (1) NMOS = 16.336 => WNNOS = 359.3977m
     (w)


L mos = 32.67 → WNMos = 718.79nm) =20 log 20

=26.02dB
                Both Simulation & Theoritical values

Theoritical Values Simulation values technology
    Comparing Both Simulation & Theoritical values
              1. Vbiesp -
                                       248.47mV
              2. Vbies 1 > 0.3V
                                        243mV
              3. Vbios2 > 0.1V
             4. Voles 3 5 0.7V
                                        604.5mV
              5. Vs 0.5V
                                          0.45V
              6. UGB > 500KHz
                                          220 MHz
                                           32-672 MA 24.9 MA
                  In 32.672MA
                                                    28.85MA
                  Av 26.02 dB
                                           23.3dB
              q. P.D Y5mW
                                           0.0261
                                           28.85×0.8 = 0.0231mW
                         0.0261mW
```



Cascode Current Mirror



Cascode Amplifier

Specifications Summary:

- **Target Gain**: The required gain of 26.02 dB was achieved, with simulations showing gains of 21 dB for 180nm technology and 23.3 dB for 22nm technology.
- **Power Dissipation Requirement**: The power dissipation should be under 5mW, and simulations indicated values of 0.05121mW for 180nm and 0.0231mW for 22nm.

- Unity Gain Bandwidth (UGB): A UGB of over 500kHz was required, with simulation results showing a UGB of 150 MHz for 180nm and 220 MHz for 22nm.
- Frequency Response: Both technologies demonstrated a lowpass filter frequency response, and all specifications were met.

Comparative Analysis: 180nm vs. 22nm Technology

- In 22nm technology, both Vbias values and current are lower, leading to significantly reduced power consumption compared to 180nm.
- The unity gain bandwidth and cutoff frequency are notably higher in 22nm technology.
- The smaller size of 22nm MOSFETs (approximately eight times smaller than 180nm MOSFETs) enables a denser layout, allowing for more transistors on a single chip, which enhances performance. However, the smaller scale also makes layout design more challenging, potentially increasing production costs.

Conclusion:

Simulations of the Beta Multiplier, Cascode Current Mirror, and Cascode Amplifier circuits were conducted for both 180nm and 22nm technologies in LTspice. Results aligned closely with theoretical expectations and met all performance specifications. Layouts for the Cascode Current Mirror and Cascode Amplifier were created using MAGIC for 180nm technology only. The comparison between 180nm and 22nm technologies was based on both LTspice simulation results and MAGIC layout designs.