


FPGA LAB ASSIGNMENT


Design and Implementation of a 16-Bit Fast Adder/Carry Look-Ahead Adder Using VHDL on Basys3 FPGA

- **IMPLEMENTATION OF 16-BIT CLA:**



I have selected the board **basys3** in order to perform the implementation and I have created design code for 16-bit CLA and **test bench** for simulation and added **top module**, **debounce**, **constraints** file.

- **Design of 1-bit CLA:**



DESIGN CODE: In design code the top module is set as top

```
project -> [D:\xilinx\projects\project_7\project_7.xpr] -> Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help 1200w ps Quick Access

Flow Navigator SIMULATION Behavioral Simulation Functional sim_1_tb(CL_A16bit)

Sources TB_CLA.vhd <| TOPMODULE.vhd <| constraints_file.adc <| DEBOUNCE.vhd <| CLA16BIT.vhd <| D:\xilinx\projects\project_7\project_7.xpr\srcs\1\new\CLAA16BIT.vhd

CL_A16BIT.vhd
D:\xilinx\projects\project_7\project_7.xpr\srcs\1\new\CLAA16BIT.vhd

14
15    -- Declare internal signals for propagate, generate, and carry
16    signal PT : STD_LOGIC_VECTOR(15 downto 0); -- propagate signals for each bit
17    signal GT : STD_LOGIC_VECTOR(15 downto 0); -- generate signals for each bit
18    signal CT : STD_LOGIC_VECTOR(14 downto 0); -- carry signals between bits (CT(0) = CARRY_IN)
19
20    begin
21
22        -- Generate the Propagate (PT) and Generate (GT) signals for the first bit (bit 0)
23        PT(0) <- SUM_A(0) xor SUM_B(0);
24        GT(0) <- SUM_A(0) and SUM_B(0);
25
26        -- Propagate and generate logic for the other bits (1 to 15)
27        gen_P_G: for i in 1 to 15 generate
28            PT(i) <- SUM_A(i) xor SUM_B(i); -- Propagate signal
29            GT(i) <- SUM_A(i) and SUM_B(i); -- Generate signal
30        end generate;
31
32        -- Carry computation: CT(0) is CARRY_IN, then compute CT(1) to CT(15)
33        CT(0) <- CARRY_INPUT;
34        RESULT_SUM(0) <- PT(0) xor CT(0); -- sum for bit 0
35
36        gen_sum_carry: for i in 1 to 15 generate
37            -- Carry propagation logic: CT(i) = GT(i-1) OR (PT(i-1) AND CT(i-1))
38            CT(i) <- GT(i-1) or (PT(i-1) and CT(i-1));
39
40            -- Sum computation: RESULT_SUM(i) = PT(i) xor CT(i)
41            RESULT_SUM(i) <- PT(i) xor CT(i);
42        end generate;
43
44        -- Final carry-out: Compute CT(16) for FINAL_CARRY
45        CT(16) <- GT(15) or (PT(15) and CT(15)); -- final carry-out logic
46        FINAL_CARRY <- CT(16); -- Assign the final carry-out
47
48    end behavioral;
```

TEST BENCH: In test bench the TB_CLA is set as top

TOPMODULE:

CONSTRAINTS FILE:

Under constraints file I added constraints file

```

1: # Clock Signal
2: set_property PACKAGE_PIN W5 [get_ports clk]
3: set_property IO_STANDARD LVCMOS33 [get_ports clk]
4: set_property MAX_FANOUT 8 [get_ports clk]
5: set_property NAME RPN_CLK [get_ports clk]
6: set_property Period 10.00 [get_ports clk]
7: set_property PACKAGE_PIN V17 [get_ports clk]
8: set_property IO_STANDARD LVCMOS33 [get_ports clk]
9: 
10: # Power Pins
11: set_property PACKAGE_PIN W16 [get_ports vcc]
12: set_property IO_STANDARD LVCMOS33 [get_ports vcc]
13: 
14: # Ground Pins
15: set_property PACKAGE_PIN V11 [get_ports gnd]
16: set_property IO_STANDARD LVCMOS33 [get_ports gnd]
17: 
18: # Other Pins
19: set_property PACKAGE_PIN W10 [get_ports (wv[0])]
20: set_property IO_STANDARD LVCMOS33 [get_ports (wv[0])]
21: 
22: set_property PACKAGE_PIN W11 [get_ports (wv[1])]
23: set_property IO_STANDARD LVCMOS33 [get_ports (wv[1])]
24: 
25: set_property PACKAGE_PIN W12 [get_ports (wv[2])]
26: set_property IO_STANDARD LVCMOS33 [get_ports (wv[2])]
27: 
28: set_property PACKAGE_PIN W13 [get_ports (wv[3])]
29: set_property IO_STANDARD LVCMOS33 [get_ports (wv[3])]
30: 
31: set_property PACKAGE_PIN W14 [get_ports (wv[4])]
32: set_property IO_STANDARD LVCMOS33 [get_ports (wv[4])]
33: 
34: set_property PACKAGE_PIN W15 [get_ports (wv[5])]
35: set_property IO_STANDARD LVCMOS33 [get_ports (wv[5])]
36: 
37: set_property PACKAGE_PIN W16 [get_ports (wv[6])]
38: set_property IO_STANDARD LVCMOS33 [get_ports (wv[6])]
39: 
40: set_property PACKAGE_PIN W17 [get_ports (wv[7])]
41: set_property IO_STANDARD LVCMOS33 [get_ports (wv[7])]
42: 
43: set_property PACKAGE_PIN V2 [get_ports (wv[8])]
44: set_property IO_STANDARD LVCMOS33 [get_ports (wv[8])]
45: 
46: set_property PACKAGE_PIN V3 [get_ports (wv[9])]
47: set_property IO_STANDARD LVCMOS33 [get_ports (wv[9])]
48: 
49: set_property PACKAGE_PIN V2 [get_ports (wv[10])]
50: set_property IO_STANDARD LVCMOS33 [get_ports (wv[10])]
51: 
52: set_property PACKAGE_PIN V3 [get_ports (wv[11])]
53: set_property IO_STANDARD LVCMOS33 [get_ports (wv[11])]
54: 
55: set_property PACKAGE_PIN V2 [get_ports (wv[12])]
56: set_property IO_STANDARD LVCMOS33 [get_ports (wv[12])]

```

DEBOUNCE:

```


1: library IEEE;
2: use IEEE.STD.LOGIC_1164.ALL;
3: use IEEE.NUMERIC_STD.ALL;
4: 
5: entity debounce is
6:   Port(
7:     clk : in STD_LOGIC; -- Clock input
8:     button : in STD_LOGIC; -- Raw button input
9:     debounced : out STD_LOGIC -- Debounced button output
10:   );
11: end entity;
12: 
13: architecture Behavioral of debounce is
14:   signal button_sync_0, button_sync_1 : STD_LOGIC := '0';
15:   signal counter : STD_LOGIC_VECTOR(19 downto 0) := (others => '0');
16:   signal stable : STD_LOGIC := '0';
17: begin
18:   process(clk)
19:   begin
20:     if rising_edge(clk) then
21:       if button = '1' then
22:         button_sync_0 <= button;
23:         button_sync_1 <= button_sync_0;
24:       else
25:         button_sync_1 <= button;
26:       end if;
27:     end process;
28:   end if;
29:   -- Counter-based debounce logic
30:   process(clk)
31:   begin
32:     if rising_edge(clk) then
33:       if button_sync_1 /= stable then
34:         counter <= std_logic_vector(unsigned(counter) + 1);
35:         if counter = x"FFFF" then
36:           stable <= button_sync_1;
37:           counter <= (others => '0');
38:         end if;
39:       end if;
40:     end if;
41:   end process;
42: end architecture;

```


SIMULATION WAVEFORM:

The test cases mentioned in the test bench are shown in the simulation waveform. After Run simulation the waveform displays.


UNSIGNED DECIMAL:



HEXADECIMAL:




BINARY:





SYNTHESIS:

After simulation, I have done **Run synthesis** in order to obtain the synthesized image.





IMPLEMENTATION:

After synthesis, I have done Run Implementation.




RTL ANALYSIS:

In order to get RTL Design, I have done Run Linter then Schematic to obtain the RTL schematic.



EXPERIMENTAL SETUP:

The below is the experimental setup for implementation.






BITSTREAM:

After connecting the basys3 board to laptop and after simulation, I have clicked on Generate bitstream.


A screenshot of the Xilinx Vivado 2023.2 software interface. The main window shows the "ELABORATED DESIGN - xc7a35tfg236-1" project. The "Netlist" tab is selected in the Flow Navigator. The central workspace displays a code editor with an XDC constraints file for a "top_module". The code includes properties for package pins (W5, V17, W16, W17, W15) and leaf cells (debounce_C, debounce_L, debounce_R). Below the code editor is a "Cell Properties" panel for the "debounce_R" component, showing its name, reference name, type (Others), and number of cell pins (3). At the bottom of the interface, a "Design Runs" table shows the status of the synthesis and implementation processes. The table includes columns for Name, Constraints, Status, WNS, TNS, WHS, WPWS, Total Power, Failed Routes, Methodology, RQA Score, QoR Suggestions, LUT, FF, BRAM, and URAM. The "synth_1" run is marked as "Complete!", while "impl_1" is shown as "Running write_bitstream...".

Name	Constraints	Status	WNS	TNS	WHS	WPWS	Total Power	Failed Routes	Methodology	RQA Score	QoR Suggestions	LUT	FF	BRAM	URAM
synth_1	constrs_1	synth_design Complete!	5.599	0.000	0.196	0.000	0.000	0.085	0	32 Warn		55	137	0	0
impl_1	constrs_1	Running write_bitstream...										55	137	0	0

After generating the bitstream, I clicked on open target and then program device.




After successfully generating the bitstream and device is programmed, the test cases are given and the output is displayed on 7-segment display.




TCL CONSOLE:


The below is a TCL Console window after connecting the board, generating bitstream and running the testcases.



TESTCASE-1:




SUM_A = 0X0004



SUM_B = 0X0002

CARRY_INPUT = 0



RESULT_SUM = 0x0006

FINAL_CARRY = 0

$$\begin{array}{r}
 (4)_{10} \rightarrow (000\ 4)_{16} \rightarrow (0000\ 0000\ 0000\ 0100)_2 \\
 (2)_{10} \rightarrow (000\ 2)_{16} \rightarrow (0000\ 0000\ 0000\ 0010)_2 \\
 [Gin=0] \qquad \qquad \qquad \hline
 \qquad \qquad \qquad (0000\ 0000\ 0000\ 0110)_2 \\
 [cout=0] \qquad \qquad \qquad \hline
 \qquad \qquad \qquad (0\ 0\ 0\ 6)_{16}
 \end{array}$$

Result

Hex value:
 $0004 + 0002 = 6$



Decimal value:
 $4 + 2 = 6$

0004	+ ▾	0002	= ?
Calculate		Clear	


DEMONSTRATION VIDEO:

https://drive.google.com/file/d/1RDyDGR4T66bj5breZdT2_fs-lnqmbVVG/view?usp=drive_link

TESTCASE-2:



CARRY_INPUT = 0



RESULT_SUM = 0x01dc

FINAL_CARRY = 0

$$\begin{array}{l}
 (244)_{10} \rightarrow (00F4)_{16} \rightarrow (0000 \ 0000 \ 1111 \ 0100)_2 \\
 (232)_{10} \rightarrow (00E8)_{16} \rightarrow \overline{(0000 \ 0000 \ 1110 \ 1000)_2} \\
 [\text{cin} = 0] \qquad \qquad \qquad \overline{(0000 \ 0001 \ 1101 \ 1100)_2} \\
 [\text{cout} = 0] \qquad \qquad \qquad (0 \quad 1 \quad d \quad c)_{16} \\
 (476)_{10}
 \end{array}$$

Result

Hex value:

$$00F4 + 00E8 = \textcolor{red}{1DC}$$


Decimal value:

$$244 + 232 = 476$$


00F4	+	00E8	= ?
------	---	------	-----

Calculate	Clear
-----------	-------

TESTCASE-3:




$$\text{SUM_A} = \text{0X}0\text{e}20$$



$$\text{SUM_B} = \text{0X}0\text{7}10$$

CARRY_INPUT = 0



RESULT_SUM = 0x1530

FINAL_CARRY = 0

$$\begin{array}{r}
 (3616)_{10} \rightarrow (0 \text{ E } 2 \text{ 0})_{16} \rightarrow (0000 \text{ } 1110 \text{ } 0010 \text{ } 0000)_2 \\
 (1808)_{10} \rightarrow (0 \text{ F } 1 \text{ 0})_{16} \rightarrow (0000 \text{ } 0111 \text{ } 0001 \text{ } 0000)_2 \\
 \hline
 [c_{in}=0] \qquad \qquad \qquad (0001 \text{ } 0101 \text{ } 0011 \text{ } 0000)_2 \\
 \hline
 [c_{out}=0] \qquad \qquad \qquad (1 \text{ } 5 \text{ } 3 \text{ } 0)_{16} \\
 \qquad \qquad \qquad (5424)_{10}
 \end{array}$$

Result

Hex value:


$$0E20 + 0710 = \textcolor{red}{1530}$$

Decimal value:


$$3616 + 1808 = \textcolor{red}{5424}$$

0E20	+ ▾	0710	= ?
Calculate		Clear	


SUMMARY:



POWER ANALYSIS:




TIMING ANALYSIS:




POST-IMPLEMENTATION:

Utilization		Post-Synthesis	Post-Implementation
Resource	Utilization	Available	Utilization %
LUT	55	20800	0.26
FF	137	41600	0.33
IO	33	106	31.13
BUFG	1	32	3.13




POST-SYNTHESIS:

Utilization		Post-Synthesis	Post-Implementation
Resource	Estimation	Available	Utilization %
LUT	55	20800	0.26
FF	137	41600	0.33
IO	33	106	31.13
BUFG	1	32	3.13




RCA IMPLEMENTATION:


SIMULATION:




SYNTHESIS:




IMPLEMENTATION:




RTL ANALYSIS:




SUMMARY:




POWER ANALYSIS:




TIMING ANALYSIS:



POST-SYNTHESIS:



POST-IMPLEMENTATION:



COMPARISON:

RIPPLE-CARRY ADDER	CARRY-LOOKAHEAD ADDER																																																				
<p>POWER:</p> <p>Summary</p> <p>Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Total On-Chip Power:</td><td style="width: 15%;">0.085 W</td> </tr> <tr> <td>Design Power Budget:</td><td>Not Specified</td> </tr> <tr> <td>Process:</td><td>typical</td> </tr> <tr> <td>Power Budget Margin:</td><td>N/A</td> </tr> <tr> <td>Junction Temperature:</td><td>25.4°C</td> </tr> <tr> <td>Thermal Margin:</td><td>59.6°C (11.9 W)</td> </tr> <tr> <td>Ambient Temperature:</td><td>25.0 °C</td> </tr> <tr> <td>Effective θJA:</td><td>5.0°C/W</td> </tr> <tr> <td>Power supplied to off-chip devices:</td><td>0 W</td> </tr> <tr> <td>Confidence level:</td><td>Low</td> </tr> </table> <p>Launch Power Constraint Advisor to find and fix invalid switching activity</p> <p>On-Chip Power</p> <table border="1" style="margin-top: 10px; border-collapse: collapse;"> <tr> <td>Dynamic: 0.013 W (16%)</td> </tr> <tr> <td>Clocks: 0.001 W (8%)</td> </tr> <tr> <td>Signals: <0.001 W (4%)</td> </tr> <tr> <td>Logic: <0.001 W (2%)</td> </tr> <tr> <td>I/O: 0.012 W (86%)</td> </tr> <tr> <td>Device Static: 0.072 W (84%)</td> </tr> </table>	Total On-Chip Power:	0.085 W	Design Power Budget:	Not Specified	Process:	typical	Power Budget Margin:	N/A	Junction Temperature:	25.4°C	Thermal Margin:	59.6°C (11.9 W)	Ambient Temperature:	25.0 °C	Effective θJA:	5.0°C/W	Power supplied to off-chip devices:	0 W	Confidence level:	Low	Dynamic: 0.013 W (16%)	Clocks: 0.001 W (8%)	Signals: <0.001 W (4%)	Logic: <0.001 W (2%)	I/O: 0.012 W (86%)	Device Static: 0.072 W (84%)	<p>POWER:</p> <p>Summary</p> <p>Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Total On-Chip Power:</td><td style="width: 15%;">0.085 W</td> </tr> <tr> <td>Design Power Budget:</td><td>Not Specified</td> </tr> <tr> <td>Process:</td><td>typical</td> </tr> <tr> <td>Power Budget Margin:</td><td>N/A</td> </tr> <tr> <td>Junction Temperature:</td><td>25.4°C</td> </tr> <tr> <td>Thermal Margin:</td><td>59.6°C (11.9 W)</td> </tr> <tr> <td>Ambient Temperature:</td><td>25.0 °C</td> </tr> <tr> <td>Effective θJA:</td><td>5.0°C/W</td> </tr> <tr> <td>Power supplied to off-chip devices:</td><td>0 W</td> </tr> <tr> <td>Confidence level:</td><td>Low</td> </tr> </table> <p>Launch Power Constraint Advisor to find and fix invalid switching activity</p> <p>On-Chip Power</p> <table border="1" style="margin-top: 10px; border-collapse: collapse;"> <tr> <td>Dynamic: 0.013 W (16%)</td> </tr> <tr> <td>Clocks: 0.001 W (8%)</td> </tr> <tr> <td>Signals: <0.001 W (4%)</td> </tr> <tr> <td>Logic: <0.001 W (2%)</td> </tr> <tr> <td>I/O: 0.012 W (86%)</td> </tr> <tr> <td>Device Static: 0.072 W (84%)</td> </tr> </table>	Total On-Chip Power:	0.085 W	Design Power Budget:	Not Specified	Process:	typical	Power Budget Margin:	N/A	Junction Temperature:	25.4°C	Thermal Margin:	59.6°C (11.9 W)	Ambient Temperature:	25.0 °C	Effective θJA:	5.0°C/W	Power supplied to off-chip devices:	0 W	Confidence level:	Low	Dynamic: 0.013 W (16%)	Clocks: 0.001 W (8%)	Signals: <0.001 W (4%)	Logic: <0.001 W (2%)	I/O: 0.012 W (86%)	Device Static: 0.072 W (84%)
Total On-Chip Power:	0.085 W																																																				
Design Power Budget:	Not Specified																																																				
Process:	typical																																																				
Power Budget Margin:	N/A																																																				
Junction Temperature:	25.4°C																																																				
Thermal Margin:	59.6°C (11.9 W)																																																				
Ambient Temperature:	25.0 °C																																																				
Effective θJA:	5.0°C/W																																																				
Power supplied to off-chip devices:	0 W																																																				
Confidence level:	Low																																																				
Dynamic: 0.013 W (16%)																																																					
Clocks: 0.001 W (8%)																																																					
Signals: <0.001 W (4%)																																																					
Logic: <0.001 W (2%)																																																					
I/O: 0.012 W (86%)																																																					
Device Static: 0.072 W (84%)																																																					
Total On-Chip Power:	0.085 W																																																				
Design Power Budget:	Not Specified																																																				
Process:	typical																																																				
Power Budget Margin:	N/A																																																				
Junction Temperature:	25.4°C																																																				
Thermal Margin:	59.6°C (11.9 W)																																																				
Ambient Temperature:	25.0 °C																																																				
Effective θJA:	5.0°C/W																																																				
Power supplied to off-chip devices:	0 W																																																				
Confidence level:	Low																																																				
Dynamic: 0.013 W (16%)																																																					
Clocks: 0.001 W (8%)																																																					
Signals: <0.001 W (4%)																																																					
Logic: <0.001 W (2%)																																																					
I/O: 0.012 W (86%)																																																					
Device Static: 0.072 W (84%)																																																					
<p>The total on-chip power for 16-bit RCA (Ripple Carry Adder) is recorded as 0.085 W after debugging on the Basys3 board.</p>	<p>The total on-chip power for 16-bit CLA (Carry Lookahead Adder) is recorded as 0.085 W after debugging on the Basys3 board.</p>																																																				
<p>TIMING:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Setup</th> <th style="width: 15%;">Hold</th> <th style="width: 15%;">Pulse Width</th> </tr> </thead> <tbody> <tr> <td>Worst Negative Slack (WNS): 5.599 ns</td> <td>Worst Hold Slack (WHS): 0.196 ns</td> <td>Worst Pulse Width Slack (WPWS): 4.500 ns</td> </tr> <tr> <td>Total Negative Slack (TNS): 0.000 ns</td> <td>Total Hold Slack (THS): 0.000 ns</td> <td>Total Pulse Width Negative Slack (TPWS): 0.000 ns</td> </tr> <tr> <td>Number of Failing Endpoints: 0</td> <td>Number of Failing Endpoints: 0</td> <td>Number of Failing Endpoints: 0</td> </tr> <tr> <td>Total Number of Endpoints: 210</td> <td>Total Number of Endpoints: 210</td> <td>Total Number of Endpoints: 138</td> </tr> </tbody> </table> <p>All user specified timing constraints are met.</p> <p>The setup time for the 16-bit RCA is 5.599 ns The hold time for the 16-bit RCA is 0.196 ns The pulse width for the 16-bit RCA is 4.500 ns</p>	Setup	Hold	Pulse Width	Worst Negative Slack (WNS): 5.599 ns	Worst Hold Slack (WHS): 0.196 ns	Worst Pulse Width Slack (WPWS): 4.500 ns	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Total Number of Endpoints: 210	Total Number of Endpoints: 210	Total Number of Endpoints: 138	<p>TIMING:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Setup</th> <th style="width: 15%;">Hold</th> <th style="width: 15%;">Pulse Width</th> </tr> </thead> <tbody> <tr> <td>Worst Negative Slack (WNS): 5.599 ns</td> <td>Worst Hold Slack (WHS): 0.196 ns</td> <td>Worst Pulse Width Slack (WPWS): 4.500 ns</td> </tr> <tr> <td>Total Negative Slack (TNS): 0.000 ns</td> <td>Total Hold Slack (THS): 0.000 ns</td> <td>Total Pulse Width Negative Slack (TPWS): 0.000 ns</td> </tr> <tr> <td>Number of Failing Endpoints: 0</td> <td>Number of Failing Endpoints: 0</td> <td>Number of Failing Endpoints: 0</td> </tr> <tr> <td>Total Number of Endpoints: 210</td> <td>Total Number of Endpoints: 210</td> <td>Total Number of Endpoints: 138</td> </tr> </tbody> </table> <p>All user specified timing constraints are met.</p> <p>The setup time for the 16-bit CLA is 5.599 ns The hold time for the 16-bit CLA is 0.196 ns The pulse width for the 16-bit CLA is 4.500 ns</p>	Setup	Hold	Pulse Width	Worst Negative Slack (WNS): 5.599 ns	Worst Hold Slack (WHS): 0.196 ns	Worst Pulse Width Slack (WPWS): 4.500 ns	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Total Number of Endpoints: 210	Total Number of Endpoints: 210	Total Number of Endpoints: 138																						
Setup	Hold	Pulse Width																																																			
Worst Negative Slack (WNS): 5.599 ns	Worst Hold Slack (WHS): 0.196 ns	Worst Pulse Width Slack (WPWS): 4.500 ns																																																			
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns																																																			
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0																																																			
Total Number of Endpoints: 210	Total Number of Endpoints: 210	Total Number of Endpoints: 138																																																			
Setup	Hold	Pulse Width																																																			
Worst Negative Slack (WNS): 5.599 ns	Worst Hold Slack (WHS): 0.196 ns	Worst Pulse Width Slack (WPWS): 4.500 ns																																																			
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns																																																			
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0																																																			
Total Number of Endpoints: 210	Total Number of Endpoints: 210	Total Number of Endpoints: 138																																																			
<p>DELAY:</p> <p><u>RCA</u></p> <p>Sum = 2Δ</p> <p>Carry = 3Δ</p> <p>Total delay for 16-bit RCA :-</p> $16 \times 3\Delta = 48\Delta$	<p><u>CLA</u></p> <p>FOR CLA</p> <p>$4\Delta \left\{ \begin{array}{l} 1\Delta \rightarrow PG \text{ block} \\ 1\Delta \rightarrow sum \\ 2\Delta \rightarrow CLA \text{ (Main Block)} \end{array} \right.$</p> <p>Here, 16-bit CLA from 1-bit CLA so, the delay is 4Δ</p>																																																				

The delay for the 16-bit RCA is 48Δ .	The delay for the 16-bit CLA is 4Δ .
AREA: RCA consists of n full adders, each using basic logic gates (AND, OR, XOR). The area required grows directly with the number of bits, resulting in a linear increase in area.	AREA: CLA is more complex because it requires additional logic for generating carry signals (G and P). The area grows faster than RCA, with a linear increase for the full adder array and a more than linear increase for the carry generation logic, making it more area-intensive for large bit widths.

CONCLUSION:

When comparing the **16-bit Ripple Carry Adder (RCA)** and the **16-bit Carry Lookahead Adder (CLA)**, both have similar timing characteristics, including **setup time**, **hold time**, and **pulse width**, meaning they operate under the same basic clocking conditions. However, the key difference is in their **delay** performance. The **CLA** significantly outperforms the **RCA**, with a much lower delay **4Δ** compared to **48Δ** delay of the **RCA**. This is due to the **CLA**'s more efficient carry propagation, which enables faster computation by reducing the carry delay, whereas the **RCA** experiences delays as the carry must propagate sequentially through each bit.

In terms of **power consumption**, both the **CLA** and the **RCA** have the same total on-chip power consumption of **0.085 W**. Despite the CLA's faster operation, its power usage remains equivalent to the RCA. This indicates that the CLA's enhanced speed comes without a significant increase in power demand.

Overall, while the **RCA** is simpler and easier to implement, the **CLA** provides a notable performance advantage in terms of speed, making it more suitable for applications requiring faster arithmetic operations. The **RCA**, though slower, is more straightforward but consumes the same amount of power, which may make it more appealing for low-complexity designs.