


NESCART-FC REV A-FC - FUNCTIONAL SCHEMATIC

FAMICOM EDGE / MEMORY DATA PATH


BUS CORE



ファイル: nescart-fc_bus_core.kicad_sch

UPLOAD / ADDRESS GENERATION

LOADER + INTERFACES




ファイル: nescart-fc_loader.kicad_sch

BUS CORE <--> LOADER | all pages share named global nets

POWER / SAFE STATES


POWER + SAFE STATES



ファイル: nescart-fc_power_safe.kicad_sch

LOCAL SUPPLY BYPASSING

DECOUPLING



ファイル: nescart-fc_decoupling.kicad_sch

Functional flat hierarchy; global nets connect pages

kelita

Sheet: /

File: nescart-fc.kicad_sch

Title: nescart-fc Rev A-FC - schematic index


Size: A4

Date:

Rev: A-FC

KiCad E.D.A. 10.0.1

Id: 1/5



ESP32 LOADER / ADDRESS GENERATION / USB

ADDRESS SHIFT CHAIN

ESP32-S3

USB / DEBUG / USER I/O

FROM BUS CORE

MCU LOAD BUS - FIRMWARE TARGET <= 10 MHz

Group skew <= 25 mm; short SRCLK/RCLK/WE/OE; continuous GND

USB FULL-SPEED 12 Mbps - 90 ohm +/-10% differential

D+/D- skew <= 1 mm; no stubs; minimize vias; solid GND below

ESP antenna keepout + placement: see docs/layout-electrical-guidance.md

TO BUS CORE

FAMICOM: no CIC reset hold. Upload completes, then user presses console RESET.

IO36 is spare at TP1; MIRROR_SEL defaults LOW through R9 10k.

NROM 32K PRG / 8K CHR

keita

Sheet: /LOADER + INTERFACES/
File: nescart-fc_loader.kicad_sch

Title: ESP32 LOADER AND EXTERNAL INTERFACES

Size: A3

Date:



KiCad E.D.A. 10.0.1

Rev: A-FC

Id: 3/5

POWER OR + REGULATOR

DEFINED STARTUP STATES




PROVISIONAL POWER-ROUTING ALLOCATION

- +3V3 and 5V trunks: design for >= 0.8 A peak
- ESP branch supply capacity >= 0.5 A; each SRAM <= 60 mA max
- Logic/LED allowance: 0.1 A; measure all rails before fabrication
- AMS1117 loss at 0.8 A -= 1.36 W: thermal review REQUIRED


LAYER / RETURN-PATH TARGET

- In1: uninterrupted GND plane; In4: +3V3 plane; no signals
- Route buses primarily on F.Cu/In2 with In1 GND reference
- Keep copper/vias/traces out of ESP antenna zone and Famicom tongue
- Source capability + regulator thermals remain signoff items



1	2	3	DECOUPLING / BULK CAPACITORS	6	7	8
---	---	---	------------------------------	---	---	---

One local capacitor per IC plus rail bulk capacitance



LAYOUT: each 100 nF in the VCC-pin escape path with its own short GND via

Place $\geq 10 \mu F$ at each source entry and directly at the ESP32 branch

Id: 5/5