

# ***SANDSTROM ENGINEERING***

## System Design

# Comparing Verilog to VHDL Syntactically and Semantically

**The way to a designer's heart is through HDL.**

**by Johan Sandstrom**

---

With the advent of Verilog/VHDL co-simulators (Verilog = commercial and VHDL = DoD lines blurring) I thought I should hedge my bets by learning Verilog. I'm quite competent in VHDL, so armed with the Verilog-XL Reference Manual, the Digital Design with Verilog HDL book, and the free Wellspring Verilog simulator, I started my education.

The basics of each language seem common enough, but soon I was into nuances that I couldn't relate to. So, I decided I needed a summary of the language differences here it is.

The crux of the article is a cross-reference table indexed by Verilog (.v suffix) and VHDL (.vhd suffix) keywords. I don't show how to create designs using both languages, because Larry Saunders and Yatin Trivedi do a wonderful job. Nor do I show the BNF (Bachus-Naur Format) for language constructs, because the Language Reference Manuals and various "third-party" books cover the languages just fine. This table is merely a pointer into the other language.

Find the keyword of your favorite language in the "Keyword" column, then read along that row to find the other language equivalent keyword/construct/command in the "Equivalent" column. On the same row, in the "Verilog" and "VHDL" columns, are brief code fragments to illustrate a simple keyword usage with the keyword in bold type and names of user-created objects in italics.

I omitted the Verilog built-in compiler/simulator commands (+, -, \$) because there are no VHDL equivalent commands, since the various VHDL tools have their own commands. I added the new VITAL (VHDL Initiative Towards ASIC Libraries) primitives that cross-reference to the Verilog primitives for netlisting purposes.

I suppose everybody knows that Verilog is patterned after "C" and VHDL is patterned after Ada. What that basically means is that Verilog is terse and doesn't take its type-checking seriously, whereas VHDL is verbose and strongly typed.

- VHDL says TestBench, and Verilog says TestFixture.
- Verilog is case sensitive, and VHDL is case insensitive.
- VHDL has user-defined enumerated types, and Verilog has ``define`.
- Verilog uses parameters, and VHDL uses constants.
- The languages have many other differences in character and implementation.




Figure 1. A view of the relative abstraction levels of the two languages.

It would appear that the HDL benefits of Designing-in-English (if this ... else that), robust simulation capability, and logic synthesis can be achieved by either language. Being conversant in both languages allows access to a wide variety of models and tools to achieve maximum design efficiency and verification.

Johan Sandstrom ([johan@sandstrom.org](mailto:johan@sandstrom.org)) is a system/logic design consultant who started out hand-drawing schematics and has evolved up the abstraction/tool chain.

Rob Antman ([rob1a@aol.com](mailto:rob1a@aol.com)) knows both languages and helped me over the rough spots in the table.

Table 1			
Verilog/VHDL equivalent keywords			
Keyword	Equivalent	Verilog	VHDL
abs.vhd	? : // expression needed	<code>out1 = (in1 &lt; 0) ? -in1 : in1;</code>	<code>out1 &lt;= abs(in1);</code>
access.vhd	// no counterpart	// no counterpart	<code>type pointer is access memory;</code>
after.vhd	#	<code>#10 out1 = in1;</code>	<code>out1 &lt;= in1 after 10 ns;</code>
alias.vhd	`define	<code>`define status word[13]</code>	<code>alias status : std_logic is word(13);</code>
all.vhd	+lib ...	// command line option	<code>use libname.pkgname .all;</code>
always.v	process	<code>always begin ... end</code>	<code>process begin ... end process;</code>
and.v // gate	vitaland	<code>and (out1, in1, in2);</code>	<code>vitaland(out1, in1, in2);</code>
and.vhd	&, &&	<code>out1 = in1 &amp; in2;</code>	<code>out1 &lt;= in1 and in2;</code>
architecture.vhd	module	<code>module name; endmodule</code>	<code>architecture name of entityname is ... end name;</code>
array.vhd	reg[range] memory [range]	<code>reg[0:3] memory [0:7]</code>	<code>type memory is array(0 to 3) of std_logic_vector(0 to 7);</code>
assert.vhd	\$display	<code>if (not condition) \$display("string");</code>	<code>assert condition report "string" severity level;</code>
assign.v	when ... else	<code>if ... assign out1 = 0; else deassign</code>	<code>when ... out1 &lt;= '0'; else out1 &lt;= 'Z';</code>

		<i>out1</i> ;	
attribute.vhd	// no counterpart	// no counterpart	<b>attribute</b> <i>capacitance</i> : farads;
begin.v	begin	<b>begin</b> <i>multiple statements</i> end	<i>name</i> <b>begin</b> ... end <i>name</i> ;
begin.vhd	begin	<b>begin</b> <i>multiple statements</i> end	<i>name</i> <b>begin</b> ... end <i>name</i> ;
block.vhd	begin ... end	begin <i>multiple statements</i> end	<i>alu</i> : <b>block</b> ... end <b>block</b> <i>alu</i> ;
body.vhd	// hierarchical path names	<i>pkgname.definitions</i>	package <b>body</b> <i>pkgname</i> is ... end <i>pkgname</i> ;
buf.v // gate	vitalbuf	<b>buf</b> ( <i>out1</i> , <i>in1</i> );	vitalbuf( <i>out1</i> , <i>in1</i> );
buffer.vhd	out	out <i>out1</i> ;	port( <i>out1</i> : <b>buffer</b> std_logic);
bufif0.v // gate	vitalbufif0	<b>bufif0</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalbufif0( <i>out1</i> , <i>in1</i> , <i>control1</i> );
bufif1.v // gate	vitalbufif1	<b>bufif1</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalbufif1( <i>out1</i> , <i>in1</i> , <i>control1</i> );
bus.vhd	tri	tri <i>name</i> ;	signal <i>name</i> : std_logic <b>bus</b> ;
case.v	case	<b>case</b> ( <i>expression</i> ) <i>choices</i> endcase	<b>case</b> <i>expression</i> is when <i>choice</i> => <i>out1</i> <= <i>in1</i> ; end <b>case</b> ;
case.vhd	case	<b>case</b> ( <i>expression</i> ) <i>choices</i> endcase	<b>case</b> <i>expression</i> is when <i>choice</i> => <i>out1</i> <= <i>in1</i> ; end <b>case</b> ;
casex.v	no direct counterpart	<b>casex</b> ( <i>expression</i> ) <i>choices</i> endcase	no direct counterpart
casez.v	no direct counterpart	<b>casez</b> ( <i>expression</i> ) <i>choices</i> endcase	no direct counterpart
cmos.v // gate	no standard counterpart	<b>cmos</b> ( <i>out1</i> , <i>in1</i> , <i>ncontrol</i> , <i>pcontrol</i> );	no standard counterpart
component.vhd	// structural instantiation	<i>inverter u1</i> ( <i>out1</i> , <i>in1</i> );	<b>component</b> <i>inverter</i> port( <i>out1</i> : out std_logic; <i>in1</i> : in std_logic);
configuration.vhd	// no counterpart	// no counterpart	<b>configuration</b> <i>name</i> of <i>EntityName</i> is ... end <i>name</i> ;
constant.vhd	parameter	parameter <i>maxsize</i> = 64;	<b>constant</b> <i>maxsize</i> : positive := 64;
deassign.v	when ... else	if ... assign <i>out1</i> = 0; else <b>deassign</b> <i>out1</i> ;	when ... <i>out1</i> <= '0'; else <i>out1</i> <= 'Z';
default.v	others	case ( <i>expression</i> ) ... <b>default</b> : <i>out1</i> = <i>in2</i> ;	case <i>expression</i> is ... when others => <i>out1</i> <= <i>in2</i> ; end case;
defparam.v	generic map	<b>defparam</b> <i>maxsize</i> = 32;	generic map( <i>maxsize</i> => 32);
disable.v	exit, next, return	for ... <b>disable</b> <i>name</i> ...	loop ... next when ... end loop;
disconnect.vhd	?: // expression needed	<i>out1</i> = guard ? <i>in1</i> : 'bz;	<b>disconnect</b> <i>GuardedSignalName</i> : std_logic after 10 ns;
downto.vhd	// [higher:lower]	[15:0]	(15 <b>downto</b> 0)
else.v	else	if ... <b>else if</b> ... else	if ... then ... elsif ... then ... <b>else</b> ... end if;
else.vhd	else	if ... <b>else if</b> ... <b>else</b>	if ... then ... elsif ... then ... <b>else</b> ... end if;
elsif.vhd	else, if	if ... else if ... else	if ... then ... <b>elsif</b> ... then ... else ... end if;
end.v	end	begin <i>multiple statements</i> <b>end</b>	... <b>end</b> ... ;

end.vhd	end	begin <i>multiple statements</i> <b>end</b>	... <b>end</b> ... ;
endcase.v	case ... end case;	case ( <i>expression</i> ) <i>choices</i> <b>endcase</b>	case <i>expression</i> is when <i>choice</i> => <i>out1</i> <= <i>in1</i> ; end case;
endfunction.v	function ... end;	function <i>name</i> ; ... <b>endfunction</b>	function <i>name</i> (...) return std_logic is ... end <i>name</i> ;
endmodule.v	entity/architecture	module <i>name</i> ; ... <b>endmodule</b>	entity <i>name</i> is ... end <i>name</i> ; architecture ...
endprimitive.v // gate	VitalTruthTable	primitive <i>name</i> ... <b>endprimitive</b>	procedure VitalTruthTable(...);
endspecify.v	generic	specify specparem <i>setup</i> =10; <b>endspecify</b>	entity <i>name</i> is generic( <i>setup</i> : time := 10 ns); ...
endtable.v // gate	VitalTruthTable	table ... <b>endtable</b>	procedure VitalTruthTable(...);
endtask.v	procedure ... end;	task <i>name</i> ; ... <b>endtask</b>	procedure <i>name</i> (...) is ... end <i>name</i> ;
entity.vhd	module	module <i>name</i> ; ... endmodule	<b>entity</b> <i>name</i> is ... end <i>name</i> ;
event.v	signal	<b>event</b> <i>name</i> ;	signal <i>name</i> : sync_type;
exit.vhd	disable	for ... disable <i>name</i> ...	loop ... <b>exit</b> when ... end loop;
file.vhd	\$input	\$input("source.txt");	<b>file</b> <i>source_code</i> : text is in "source.txt";
for.v	for	<b>for</b> (i = 1; i <= 10; i = i + 1)	<b>for</b> i in 1 to 10 loop
for.vhd	for, repeat	<b>for</b> (i = 1; i <= 10; i = i + 1)	<b>for</b> i in 1 to 10 loop
force.v	user defined resolution function	if ... <b>force</b> <i>out1</i> = 0; else release <i>out1</i> ;	<i>out1</i> <= <i>stomp_value</i> ; perhaps in an error_injector component.
forever.v	wait	<b>forever</b> @(posedge <i>clock</i> ) <i>out1</i> = <i>in1</i> ;	wait until rising_edge( <i>clock</i> ); <i>out1</i> <= <i>in1</i> ;
fork.v	user defined synchronization	... <b>fork</b> <i>concurrent_execution</i> join ...	wait on <i>sync</i> 'transaction until <i>sync</i> = 300;
function.v	function	<b>function</b> <i>name</i> ; ... endfunction	<b>function</b> <i>name</i> (...) return std_logic is ... end <i>name</i> ;
function.vhd	function	<b>function</b> <i>name</i> ; ... endfunction	<b>function</b> <i>name</i> (...) return std_logic is ... end <i>name</i> ;
generate.vhd	// no counterpart	// no counterpart	<i>generate_label</i> : if <i>expression</i> <b>generate</b> ... end <b>generate</b> ;
generic.vhd	defparam, specparem	defparam <i>maxsize</i> = 32;	entity <i>name</i> is <b>generic</b> ( <i>maxsize</i> : natural := 32); ...
group.vhd	// no counterpart	// no counterpart	attribute <i>rising_delay</i> of <i>c2q</i> : <b>group</b> is 7.2 ns;
guarded.vhd	? : // expression needed	<i>out1</i> = <i>guard</i> ? <i>in1</i> : 'bz;	block ( <i>guard-expression</i> ) ... <i>out1</i> <= <b>guarded</b> <i>in1</i> after 10 ns;
highz0.v // strength	'Z' in std_logic_1164	buf( <b>highz0</b> ) <i>out1</i> ;	<i>out1</i> <= 'Z';
highz1.v // strength	'Z' in std_logic_1164	buf( <b>highz1</b> ) <i>out1</i> ;	<i>out1</i> <= 'Z';
if.v	if	<b>if</b> ... else <b>if</b> ... else	<b>if</b> ... then ... elsif ... then ... else ... end <b>if</b> ;
if.vhd	if	<b>if</b> ... else <b>if</b> ... else	<b>if</b> ... then ... elsif ... then ... else ... end <b>if</b> ;

impure.vhd	// no counterpart	// no counterpart	<b>impure</b> function ...
in.vhd	input	output <i>out1</i> ; input <i>in1</i> ;	port( <i>out1</i> : out std_logic; <i>in1</i> : <b>in</b> std_logic);
inertial.vhd	// inertial by default	#10 <i>out1</i> = <i>in1</i> ;	out1 <= reject 5 ns <b>inertial</b> <i>in1</i> after 10 ns;
initial.v	process	<b>initial</b> begin ... end	process begin ... wait; end process;
inout.v	inout	<b>inout</b> <i>inout1</i> ;	port( <i>inout1</i> : <b>inout</b> std_logic);
inout.vhd	inout	<b>inout</b> <i>inout1</i> ;	port( <i>inout1</i> : <b>inout</b> std_logic);
input.v	in	output <i>out1</i> ; <b>input</b> <i>in1</i> ;	port( <i>out1</i> : out std_logic; <i>in1</i> : in std_logic);
integer.v	predefined type	<b>integer</b> <i>name</i> ;	signal <i>name</i> : <b>integer</b> ;
is.vhd	// unnecessary	module <i>name</i> ; ... endmodule	entity <i>name</i> <b>is</b> ... end <i>name</i> ;
join.v	user defined synchronization	... fork <i>concurrent_execution</i> <b>join</b> ...	wait on <i>sync</i> 'transaction until <i>sync</i> = 300;
label.vhd	// no counterpart	// no counterpart	attribute <i>location</i> of <i>adder1</i> : <b>label</b> is (10, 15);
large.v // charge	enumerated type	trireg( <b>large</b> ) <i>out1</i> ;	type <i>strength</i> is ( <i>small</i> , <i>medium</i> , <i>large</i> );
library.vhd	+lib ...	// command line option	<b>library</b> <i>libname</i> ;
linkage.vhd	// no counterpart	// no counterpart	port( <i>out1</i> : <b>linkage</b> std_logic; <i>in1</i> : in std_logic);
literal.vhd	// no counterpart	// no counterpart	attribute <i>areaof</i> others : <b>literal</b> is 7;
loop.vhd	while, for, etc.	while ( <i>condition</i> )	while ( <i>condition</i> ) <b>loop</b>
macromodule.v // gate	entity/architecture	<b>macromodule</b> <i>name</i> ; ... endmodule	entity <i>name</i> is ... end <i>name</i> ; architecture ...
map.vhd	// structural instantiation	<i>inverter</i> <i>u1</i> ( <i>out1</i> , <i>in1</i> );	<i>u1</i> : <i>inverter</i> port <b>map</b> ( <i>out1</i> => <i>out1</i> , <i>in1</i> => <i>in1</i> );
medium.v // charge	enumerated type	trireg( <b>medium</b> ) <i>out1</i> ;	type <i>strength</i> is ( <i>small</i> , <i>medium</i> , <i>large</i> );
mod.vhd	%	<i>out1</i> = <i>in1</i> % <i>in2</i> ;	<i>out1</i> <= <i>in1</i> <b>mod</b> <i>in2</i> ;
module.v	entity/architecture	<b>module</b> <i>name</i> ; ... endmodule	entity <i>name</i> is ... end <i>name</i> ; architecture ...
nand.v // gate	vitalnand	<b>nand</b> ( <i>out1</i> , <i>in1</i> , <i>in2</i> );	vitalnand( <i>out1</i> , <i>in1</i> , <i>in2</i> );
nand.vhd	~, &	<i>out1</i> = ~( <i>in1</i> & <i>in2</i> );	<i>out1</i> <= <i>in1</i> <b>nand</b> <i>in2</i> ;
negedge.v	falling_edge - std_logic_1164	always @ ( <b>negedge</b> <i>clk</i> ) begin ... end	wait until falling_edge( <i>clk</i> );
new.vhd	// no counterpart	// no counterpart	<i>pointer</i> := <b>new</b> <i>name</i> ... deallocate( <i>name</i> );
next.vhd	disable	for ... disable <i>name</i> ...	loop ... <b>next</b> when ... end loop;
nmos.v // gate	vitalbufif1	<b>nmos</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalbufif1( <i>out1</i> , <i>in1</i> , <i>control1</i> , ... <i>ResultMap</i> );
nor.v // gate	vitalnor	<b>nor</b> ( <i>out1</i> , <i>in1</i> , <i>in2</i> );	vitalnor( <i>out1</i> , <i>in1</i> , <i>in2</i> );
nor.vhd	~,	<i>out1</i> = ~( <i>in1</i>   <i>in2</i> );	<i>out1</i> <= <i>in1</i> <b>nor</b> <i>in2</i> ;
not.v // gate	vitalinv	<b>not</b> ( <i>out1</i> , <i>in1</i> );	vitalinv( <i>out1</i> , <i>in1</i> );

not.vhd	~	<i>out1</i> = ~ <i>in1</i> ;	<i>out1</i> <= <b>not</b> ( <i>in1</i> );
notif0.v // gate	vitalinvif0	<b>notif0</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalinvif0( <i>out1</i> , <i>in1</i> , <i>control1</i> );
notif1.v // gate	vitalinvif1	<b>notif1</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalinvif1( <i>out1</i> , <i>in1</i> , <i>control1</i> );
null.vhd	// no direct counterpart	// no direct counterpart	case <i>expression</i> is when choice => <i>out1</i> <= null; end case;
of.vhd	// unnecessary	module <i>name</i> ; ... endmodule	architecture <i>name</i> <b>of</b> <i>entityname</i> is ... end <i>name</i> ;
on.vhd	@	@(posedge <i>in1</i> ) ...	wait <b>on</b> <i>in1</i> ;
open.vhd	// no counterpart	// no counterpart	<i>u1</i> : inverter port map( <i>out1</i> => <b>open</b> , <i>in1</i> => <i>in1</i> );
or.v // gate	vitalor	<b>or</b> ( <i>out1</i> , <i>in1</i> , <i>in2</i> );	vitalor( <i>out1</i> , <i>in1</i> , <i>in2</i> );
or.vhd		<i>out1</i> = <i>in1</i>    <i>in2</i> ;	<i>out1</i> <= <i>in2</i> <b>or</b> <i>in2</i> ;
others.vhd	default	case ( <i>expression</i> ) ... default : <i>out1</i> = <i>in2</i> ;	case <i>expression</i> is ... when <b>others</b> => <i>out1</i> <= <i>in2</i> ; end case;
out.vhd	output	<b>output</b> <i>out1</i> ; input <i>in1</i> ;	port( <i>out1</i> : <b>out</b> std_logic; <i>in1</i> : in std_logic);
output.v	out	<b>output</b> <i>out1</i> ; input <i>in1</i> ;	port( <i>out1</i> : out std_logic; <i>in1</i> : in std_logic);
package.vhd	// hierarchical path names	<i>pkgname.definitions</i>	<b>package</b> <i>pkgname</i> is ... end <i>pkgname</i> ;
parameter.v	constant	<b>parameter</b> <i>maxsize</i> = 64;	constant <i>maxsize</i> : positive := 64;
pmos.v // gate	vitalbufif0	<b>pmos</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalbufif0( <i>out1</i> , <i>in1</i> , <i>control1</i> , ... <i>ResultMap</i> );
port.vhd	module name (port signals);	module <i>name</i> ( <i>out1</i> , <i>in1</i> ); ... endmodule	<b>port</b> ( <i>out1</i> : out std_logic; <i>in1</i> : in std_logic);
posedge.v	rising_edge - std_logic_1164	always @ ( <b>posedge</b> <i>clk</i> ) begin ... end	wait until rising_edge( <i>clk</i> );
postponed.vhd	#0	#0 ...	<i>postponed</i> process ...
primitive.v // gate	VitalTruthTable	<b>primitive</b> <i>name</i> ... endprimitive	procedure VitalTruthTable(...);
procedure.vhd	task	task <i>name</i> ; ... endtask	<b>procedure</b> <i>name</i> (...) is ... end <i>name</i> ;
process.vhd	always	always begin ... end	<b>process</b> begin ... end <b>process</b> ;
pull0.v // strength	'L' in std_logic_1164	buf( <b>pull0</b> ) <i>out1</i> ;	<i>out1</i> <= 'L';
pull1.v // strength	'H' in std_logic_1164	buf( <b>pull1</b> ) <i>out1</i> ;	<i>out1</i> <= 'H';
pulldown.v // gate	vitalbuf	<b>pulldown</b> (pull0) ( <i>out1</i> );	<i>out1</i> <= 'L';
pullup.v // gate	vitalbuf	<b>pullup</b> (pull1) ( <i>out1</i> );	<i>out1</i> <= 'H';
pure.vhd	// no counterpart	// no counterpart	<b>pure</b> function ...
range.vhd	// no counterpart	// no counterpart	for i in <i>inputs</i> ' <b>range</b> loop ... end loop;
rcmos.v // gate	no standard counterpart	<b>rcmos</b> ( <i>out1</i> , <i>in1</i> , <i>ncontrol</i> , <i>pcontrol</i> );	no standard counterpart
record.vhd	// hierarchical path names	module <i>record_name</i> ... endmodule	type <i>name</i> is <b>record</b> ... end <b>record</b> ;
reg.v	variable, signal	<b>reg</b> <i>name</i> ;	variable <i>name</i> : std_logic;

register.vhd	trireg	trireg name;	signal <i>name</i> : std_logic <b>register</b> ;
reject.vhd	// no counterpart	// no counterpart	<i>out1</i> <= <b>reject</b> 5 ns inertial <i>in1</i> after 10 ns;
release.v	user defined resolution function	if ... force <i>out1</i> = 0; else <b>release</b> <i>out1</i> ;	<i>out1</i> <= <i>stomp_value</i> ; perhaps in an error_injector component.
rem.vhd	%	<i>out1</i> = <i>in1</i> % <i>in2</i> ;	<i>out1</i> <= <i>in1</i> <b>rem</b> <i>in2</i> ;
repeat.v	for	<b>repeat</b> (10)	for i in 1 to 10 loop ...
report.vhd	\$display	if ( <i>not condition</i> ) \$display("string");	assert <i>condition</i> <b>report</b> "string" severity level;
return.vhd	disable	task <i>name</i> ; ... disable <i>name</i> ;	function <i>name</i> (...) <b>return</b> std_logic is ... end <i>name</i> ;
rnmos.v // gate	vitalbufif1	<b>rnmos</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalbufif1( <i>out1</i> , <i>in1</i> , <i>control1</i> , ... <i>ResultMap</i> );
rol.vhd	{ } // expression needed	<i>alu_data</i> = { <i>alu_data</i> [5:0], <i>alu_data</i> [7:6]};	<i>alu_data</i> <= <i>alu_data</i> <b>rol</b> 2;
ror.vhd	{ } // expression needed	<i>alu_data</i> = { <i>alu_data</i> [1:0], <i>alu_data</i> [7:2]};	<i>alu_data</i> <= <i>alu_data</i> <b>ror</b> 2;
rpmos.v // gate	vitalbufif0	<b>rpmos</b> ( <i>out1</i> , <i>in1</i> , <i>control1</i> );	vitalbufif0( <i>out1</i> , <i>in1</i> , <i>control1</i> , ... <i>ResultMap</i> );
rtran.v // gate	no standard counterpart	<b>rtran</b> ( <i>inout1</i> , <i>inout2</i> );	no standard counterpart
rtranif0.v // gate	no standard counterpart	<b>rtranif0</b> ( <i>inout1</i> , <i>inout2</i> , <i>control</i> );	no standard counterpart
rtranif1.v // gate	no standard counterpart	<b>rtranif1</b> ( <i>inout1</i> , <i>inout2</i> , <i>control</i> );	no standard counterpart
scalared.v	std_logic_vector	tri1 <b>scalared</b> [63:0] <i>name</i> ;	signal <i>name</i> : std_logic_vector(63 downto 0);
select.vhd	? : // expression needed	<i>cond_expr</i> ? <i>true_expr</i> : <i>false_expr</i>	with <i>expression</i> <b>select</b> choices
severity.vhd	\$stop, \$finish	\$stop(1);	assert <i>condition</i> report "string" <b>severity</b> level;
shared.vhd	// no counterpart	// no counterpart	shared <b>variable</b> ...
signal.vhd	wire	wire <i>in1</i> ;	<b>signal</b> <i>in1</i> : std_logic;
sla.vhd	// sla function needed	<i>alu_data</i> = <i>sla</i> ( <i>alu_data</i> , 2);	<i>alu_data</i> <= <i>alu_data</i> <b>sla</b> 2;
sll.vhd	<<	<i>alu_data</i> = <i>alu_data</i> << 2;	<i>alu_data</i> <= <i>alu_data</i> <b>sll</b> 2;
small.v // charge	enumerated type	trireg( <b>small</b> ) <i>out1</i> ;	type <i>strength</i> is ( <i>small</i> , <i>medium</i> , <i>large</i> );
specify.v	generic	<b>specify</b> specparem <i>setup</i> =10; endspecify	entity <i>name</i> is generic( <i>setup</i> : time := 10 ns); ...
specparam.v	generic	specify <b>specparem</b> <i>setup</i> =10; endspecify	entity <i>name</i> is generic( <i>setup</i> : time := 10 ns); ...
sra.vhd	// sra function needed	<i>alu_data</i> = <i>sra</i> ( <i>alu_data</i> , 2);	<i>alu_data</i> <= <i>alu_data</i> <b>sra</b> 2;
srl.vhd	>>	<i>alu_data</i> = <i>alu_data</i> >> 2;	<i>alu_data</i> <= <i>alu_data</i> <b>srl</b> 2;
strong0.v // strength	'0' in std_logic_1164	buf( <b>strong0</b> ) <i>out1</i> ;	<i>out1</i> <= '0';
strong1.v // strength	'1' in std_logic_1164	buf( <i>strong1</i> ) <i>out1</i> ;	<i>out1</i> <= '1';

subtype.vhd	// predefined types	// predefined types	<b>subtype</b> <i>subtypename</i> is <i>typename</i> range ... ;
supply0.v // strength	'0' in std_logic_1164	buf( <b>supply0</b> ) <i>out1</i> ;	<i>out1</i> <= '0';
supply1.v // strength	'1' in std_logic_1164	buf( <b>supply1</b> ) <i>out1</i> ;	<i>out1</i> <= '1';
table.v // gate	VitalTruthTable	<b>table</b> ... endtable	procedure VitalTruthTable(...);
task.v	procedure	<b>task</b> <i>name</i> ; ... endtask	procedure <i>name</i> is ... end <i>name</i> ;
then.vhd	// unnecessary	if ... else if ... else	if ... <b>then</b> ... elsif ... <b>then</b> ... else ... end if;
time.v	predefined type	<b>time</b> <i>setup</i> ;	generic( <i>setup</i> : <b>time</b> := 3 ns);
to.vhd	// [lower:higher]	[0:15]	(0 to 15)
tran.v // gate	no standard counterpart	<b>tran</b> ( <i>inout1</i> , <i>inout2</i> );	no standard counterpart
tranif0.v // gate	no standard counterpart	<b>tranif0</b> ( <i>inout1</i> , <i>inout2</i> , <i>control</i> );	no standard counterpart
tranif1.v // gate	no standard counterpart	<b>tranif1</b> ( <i>inout1</i> , <i>inout2</i> , <i>control</i> );	no standard counterpart
transport.vhd	// inertial only	// no counterpart	<i>out1</i> <= <b>transport</b> <i>in1</i> after 10 ns;
tri.v // net	bus, resolved signal	<b>tri</b> <i>out1</i> ;	signal <i>out1</i> : resolved_tri;
tri0.v // net	resolved signal	<b>tri0</b> <i>out1</i> ;	signal <i>out1</i> : resolved_tri0;
tri1.v // net	resolved signal	<b>tri1</b> <i>out1</i> ;	signal <i>out1</i> : resolved_tri1;
triand.v // net	resolved signal	<b>triand</b> <i>out1</i> ;	signal <i>out1</i> : resolved_triand;
trior.v // net	resolved signal	<b>trior</b> <i>out1</i> ;	signal <i>out1</i> : resolved_trior;
trireg.v // net	register, resolved signal	<b>trireg</b> <i>out1</i> ;	signal <i>out1</i> : resolved_trireg;
type.vhd	// predefined types	// predefined types	<b>type</b> <i>typename</i> ... <i>enumerate</i> ;
unaffected.vhd	? : // expression needed	# <i>delay_value</i> <i>out1</i> = <i>condition</i> ? <i>out1</i> : <i>in1</i> ;	<i>out1</i> <= <b>unaffected</b> when <i>condition</i> else <i>in1</i> after <i>delay_value</i> ;
units.vhd	// no counterpart	// no counterpart	physical type ... <b>units</b> ...
until.vhd	wait	wait ( <i>condition</i> );	wait <b>until</b> <i>condition</i> ;
use.vhd	+lib ...	// command line option	<b>use</b> <i>libname.pkgname.all</i> ;
variable.vhd	reg	reg <i>name</i> ;	<b>variable</b> <i>name</i> : std_logic;
vectored.v	enumerated type	tri <b>vectored</b> [31:0] <i>name</i> ;	signal <i>name</i> : <i>enumerated_type</i> ;
wait.v	wait	<b>wait</b> ( <i>condition</i> );	<b>wait</b> [on] [until] [for] ... ;
wait.vhd	wait	<b>wait</b> ( <i>condition</i> );	<b>wait</b> [on] [until] [for] ... ;
wand.v // net	resolved signal	<b>wand</b> <i>out1</i> ;	signal <i>out1</i> : resolved_wand;
weak0.v // strength	'L' in std_logic_1164	buf( <b>weak0</b> ) <i>out1</i> ;	<i>out1</i> <= 'L';
weak1.v // strength	'H' in std_logic_1164	buf( <b>weak1</b> ) <i>out1</i> ;	<i>out1</i> <= 'H';



when.vhd	case	case ( <i>expression</i> ) choices	case <i>expression</i> is <b>when</b> <i>choice</i> => <i>out1</i> <= in1; end case;
while.v	while	<b>while</b> ( <i>condition</i> )	<b>while</b> ( <i>condition</i> ) loop
while.vhd	while	<b>while</b> ( <i>condition</i> )	<b>while</b> ( <i>condition</i> ) loop
wire.v // net	resolved signal	wire <i>out1</i> ;	signal <i>out1</i> : resolved_wire;
with.vhd	?: // expression needed	<i>cond_expr</i> ? <i>true_expr</i> : <i>false_expr</i>	<b>with</b> <i>expression</i> select <i>choices</i>
wor.v // net	resolved signal	<b>wor</b> <i>out1</i> ;	signal <i>out1</i> : resolved_wor;
xnor.v // gate	vitalxnor	<b>xnor</b> ( <i>out1</i> , <i>in1</i> , <i>in2</i> );	vitalxnor( <i>out1</i> , <i>in1</i> , <i>in2</i> );
xnor.vhd	^~	<i>out1</i> = <i>in1</i> ^~ <i>in2</i> ;	<i>out1</i> <= <i>in1</i> <b>xnor</b> <i>in2</i> ;
xor.v // gate	vitalxor	<b>xor</b> ( <i>out1</i> , <i>in1</i> , <i>in2</i> );	vitalxor( <i>out1</i> , <i>in1</i> , <i>in2</i> );
xor.vhd	^	<i>out1</i> = <i>in1</i> ^ <i>in2</i> ;	<i>out1</i> <= <i>in1</i> <b>xor</b> <i>in2</i> ;