

## 1. Description


### 1.1. Project

Project Name	micro-ROS
Board Name	custom
Generated with:	STM32CubeMX 5.5.0
Date	01/29/2021

### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F439ZITx
MCU Package	LQFP144
MCU Pin number	144

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
10	PF0	I/O	I2C2_SDA	
11	PF1	I/O	I2C2_SCL	
16	VSS	Power		
17	VDD	Power		
25	NRST	Reset		
26	PC0	I/O	ADC2_IN10, ADC1_IN10, ADC3_IN10	
27	PC1	I/O	ETH_MDC	
28	PC2	I/O	ADC1_IN12, ADC2_IN12, ADC3_IN12	
29	PC3	I/O	ADC1_IN13, ADC2_IN13, ADC3_IN13	
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0/WKUP	I/O	ADC1_IN0, ADC2_IN0, ADC3_IN0	
35	PA1	I/O	ETH_REF_CLK	
36	PA2	I/O	ETH_MDIO	
37	PA3	I/O	ADC2_IN3, ADC1_IN3, ADC3_IN3	
38	VSS	Power		
39	VDD	Power		
42	PA6	I/O	TIM3_CH1	
43	PA7	I/O	ETH_CRSDV	
44	PC4	I/O	ETH_RXD0	
45	PC5	I/O	ETH_RXD1	
47	PB1	I/O	TIM8_CH3N	
51	VSS	Power		
52	VDD	Power		
59	PE8	I/O	TIM1_CH1N	
60	PE9	I/O	TIM1_CH1	
61	VSS	Power		
62	VDD	Power		
71	VCAP_1	Power		

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
72	VDD	Power		
74	PB13	I/O	ETH_TXD1	
83	VSS	Power		
84	VDD	Power		
94	VSS	Power		
95	VDD	Power		
96	PC6	I/O	USART6_TX	
97	PC7	I/O	TIM3_CH2	
98	PC8	I/O	TIM8_CH3	
101	PA9	I/O	USART1_TX	
102	PA10	I/O	USART1_RX	
105	PA13	I/O	SYS_JTMS-SWDIO	
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
109	PA14	I/O	SYS_JTCK-SWCLK	
119	PD5	I/O	USART2_TX	
120	VSS	Power		
121	VDD	Power		
122	PD6	I/O	USART2_RX	
124	PG9	I/O	USART6_RX	
126	PG11	I/O	ETH_TX_EN	
128	PG13	I/O	ETH_TXD0	
130	VSS	Power		
131	VDD	Power		
133	PB3	I/O	SYS_JTDO-SWO	
136	PB6	I/O	I2C1_SCL	
137	PB7	I/O	I2C1_SDA	
138	BOOT0	Boot		
143	PDR_ON	Reset		
144	VDD	Power		

## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	micro-ROS
Project Folder	D:\Tegra_SD_Tools\micro-
Toolchain / IDE	Makefile
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.2

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
MCU	STM32F439ZITx
Datasheet	024244_Rev10

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

## 7. IPs and Middleware Configuration

### 7.1. ADC1

mode: IN0

mode: IN3

mode: IN10

mode: IN12

mode: IN13

#### 7.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

##### ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

##### ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None

Rank 1

Channel **Channel 10 \***

Sampling Time 3 Cycles

##### ADC\_Injected\_ConversionMode:

Number Of Conversions 0

##### WatchDog:

Enable Analog WatchDog Mode false

### 7.2. ADC2

mode: IN0

mode: IN3

mode: IN10



**mode: IN12**

**mode: IN13**

### 7.2.1. Parameter Settings:

#### ADCs\_Common\_Settings:

Mode Independent mode

#### ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

#### ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None

Rank 1

Channel **Channel 10 \***

Sampling Time 3 Cycles

#### ADC\_Injected\_ConversionMode:

Number Of Conversions 0

#### WatchDog:

Enable Analog WatchDog Mode false

## 7.3. ADC3

**mode: IN0**

**mode: IN3**

**mode: IN10**

**mode: IN12**

**mode: IN13**

### 7.3.1. Parameter Settings:

#### ADCs\_Common\_Settings:

Mode Independent mode

### ADC\_Settings:

Clock Prescaler	PCLK2 divided by 4
Resolution	12 bits (15 ADC Clock cycles)
Data Alignment	Right alignment
Scan Conversion Mode	Disabled
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	Disabled
End Of Conversion Selection	EOC flag at the end of single channel conversion

### ADC\_Regular\_ConversionMode:

Number Of Conversion	1
External Trigger Conversion Source	Regular Conversion launched by software
External Trigger Conversion Edge	None
Rank	1
Channel	<b>Channel 10 *</b>
Sampling Time	3 Cycles

### ADC\_Injected\_ConversionMode:

Number Of Conversions	0
-----------------------	---

### WatchDog:

Enable Analog WatchDog Mode	false
-----------------------------	-------

## 7.4. ETH

### Mode: RMII

#### 7.4.1. Parameter Settings:

##### Advanced : Ethernet Media Configuration:

Auto Negotiation	Enabled
------------------	---------

##### General : Ethernet Configuration:

Ethernet MAC Address	<b>00:80:E3:00:00:00 *</b>
PHY Address	<b>0 *</b>

##### Ethernet Basic Configuration:

Rx Mode	Interrupt Mode
TX IP Header Checksum Computation	By hardware

#### 7.4.2. Advanced Parameters:

##### External PHY Configuration:

PHY	LAN8742A_PHY_ADDRESS
-----	----------------------

PHY Address Value	0
PHY Reset delay these values are based on a 1 ms Systick interrupt	0x000000FF *
PHY Configuration delay	0x000000FF *
PHY Read TimeOut	0x0000FFFF *
PHY Write TimeOut	0x0000FFFF *

#### **Common : External PHY Configuration:**

Transceiver Basic Control Register	0x00 *
Transceiver Basic Status Register	0x01 *
PHY Reset	0x8000 *
Select loop-back mode	0x4000 *
Set the full-duplex mode at 100 Mb/s	0x2100 *
Set the half-duplex mode at 100 Mb/s	0x2000 *
Set the full-duplex mode at 10 Mb/s	0x0100 *
Set the half-duplex mode at 10 Mb/s	0x0000 *
Enable auto-negotiation function	0x1000 *
Restart auto-negotiation function	0x0200 *
Select the power down mode	0x0800 *
Isolate PHY from MII	0x0400 *
Auto-Negotiation process completed	0x0020 *
Valid link established	0x0004 *
Jabber condition detected	0x0002 *

#### **Extended : External PHY Configuration:**

PHY special control/status register Offset	0x1F *
PHY Speed mask	0x0004 *
PHY Duplex mask	0x0010 *
PHY Interrupt Source Flag register Offset	0x001D *
PHY Link down interrupt	0x000B *

## **7.5. GPIO**

## **7.6. I2C1**

### **I2C: I2C**

#### **7.6.1. Parameter Settings:**

**Master Features:**

I2C Speed Mode	Standard Mode
I2C Clock Speed (Hz)	100000

**Timing configuration:**

Coefficient of Digital Filter	0
Analog Filter	Enabled

**Slave Features:**

Clock No Stretch Mode	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

## 7.7. I2C2

### I2C: I2C

#### 7.7.1. Parameter Settings:

**Master Features:**

I2C Speed Mode	Standard Mode
I2C Clock Speed (Hz)	100000

**Timing configuration:**

Coefficient of Digital Filter	0
Analog Filter	Enabled

**Slave Features:**

Clock No Stretch Mode	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

## 7.8. SYS

### Debug: Trace Asynchronous Sw

#### Timebase Source: TIM6

## 7.9. TIM1

### Channel1: PWM Generation CH1 CH1N

#### 7.9.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

##### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

##### Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High

##### Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off
Dead Time	0

##### PWM Generation Channel 1 and 1N:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CHN Polarity	High
CH Idle State	Reset
CHN Idle State	Reset

## 7.10. TIM3

### Combined Channels: Encoder Mode

#### 7.10.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Encoder:

Encoder Mode	Encoder Mode TI1
--------------	------------------

\_\_\_\_ Parameters for Channel 1 \_\_\_\_

Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

\_\_\_\_ Parameters for Channel 2 \_\_\_\_

Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

## 7.11. TIM8

### Channel3: Output Compare CH3 CH3N

#### 7.11.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

##### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

##### Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High

##### Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off
Dead Time	0

#### **Output Compare Channel 3 and 3N:**

Mode	Frozen (used for Timing base)
Pulse (16 bits value)	0
Output compare preload	Disable
CH Polarity	High
CHN Polarity	High
CH Idle State	Reset
CHN Idle State	Reset

## **7.12. USART1**

### **Mode: Asynchronous**

#### **7.12.1. Parameter Settings:**

##### **Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

##### **Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples

## **7.13. USART2**

### **Mode: Asynchronous**

#### **7.13.1. Parameter Settings:**

##### **Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

##### **Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples

## 7.14. USART6

**Mode: Asynchronous**

### 7.14.1. Parameter Settings:

**Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

**Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples

## 7.15. FREERTOS

**Interface: CMSIS\_V2**

### 7.15.1. Config parameters:

**API:**

FreeRTOS API	CMSIS v2
--------------	----------

**Versions:**

FreeRTOS version	10.0.1
CMSIS-RTOS version	2.00

**Kernel settings:**

USE_PREEMPTION	Enabled
CPU_CLOCK_HZ	SystemCoreClock
TICK_RATE_HZ	1000
MAX_PRIORITIES	56
MINIMAL_STACK_SIZE	128
MAX_TASK_NAME_LEN	16
USE_16_BIT_TICKS	Disabled
IDLE_SHOULD_YIELD	Enabled
USE_MUTEXES	Enabled
USE_RECURSIVE_MUTEXES	Enabled
USE_COUNTING_SEMAPHORES	Enabled



QUEUE_REGISTRY_SIZE	8
USE_APPLICATION_TASK_TAG	Disabled
ENABLE_BACKWARD_COMPATIBILITY	Enabled
USE_PORT_OPTIMISED_TASK_SELECTION	Disabled
USE_TICKLESS_IDLE	Disabled
USE_TASK_NOTIFICATIONS	Enabled
RECORD_STACK_HIGH_ADDRESS	Disabled

#### Memory management settings:

Memory Allocation	Dynamic / Static
TOTAL_HEAP_SIZE	<b>50000 *</b>
Memory Management scheme	heap_4

#### Hook function related definitions:

USE_IDLE_HOOK	Disabled
USE_TICK_HOOK	Disabled
USE_MALLOC_FAILED_HOOK	Disabled
USE_DAEMON_TASK_STARTUP_HOOK	Disabled
CHECK_FOR_STACK_OVERFLOW	Disabled

#### Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS	Disabled
USE_TRACE_FACILITY	Enabled
USE_STATS_FORMATTING_FUNCTIONS	Disabled

#### Co-routine related definitions:

USE_CO_ROUTINES	Disabled
MAX_CO_ROUTINE_PRIORITIES	2

#### Software timer definitions:

USE_TIMERS	Enabled
TIMER_TASK_PRIORITY	2
TIMER_QUEUE_LENGTH	10
TIMER_TASK_STACK_DEPTH	256

#### Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY	15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	5

### 7.15.2. Include parameters:

#### Include definitions:

vTaskPrioritySet	Enabled
uxTaskPriorityGet	Enabled
vTaskDelete	Enabled
vTaskCleanUpResources	Disabled
vTaskSuspend	Enabled

vTaskDelayUntil	Enabled
vTaskDelay	Enabled
xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Enabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Enabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Enabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Enabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

## 7.16. LWIP

**mode: Enabled**

Advanced parameters are not listed except if modified by user.

### 7.16.1. General Settings:

#### LwIP Version:

LwIP Version (Version of LwIP supported by CubeMX \*\* CubeMX specific \*\*) 2.0.3

#### IPv4 - DHCP Options:

LWIP\_DHCP (DHCP Module) Enabled

#### RTOS Dependency:

WITH\_RTOS (Use FREERTOS \*\* CubeMX specific \*\*) Enabled  
CMSIS\_VERSION (CMSIS API Version used) CMSIS v2

#### Protocols Options:

LWIP\_ICMP (ICMP Module Activation) Enabled  
LWIP\_IGMP (IGMP Module) Disabled  
LWIP\_DNS (DNS Module) **Enabled \***  
LWIP\_UDP (UDP Module) Enabled  
MEMP\_NUM\_UDP\_PCB (Number of UDP Connections) 4  
LWIP\_TCP (TCP Module) Enabled  
MEMP\_NUM\_TCP\_PCB (Number of TCP Connections) 5

### 7.16.2. Key Options:

#### Infrastructure - OS Awareness Option:

NO\_SYS (OS Awareness) OS Used

#### Infrastructure - Timers Options:

LWIP\_TIMERS (Use Support For sys\_timeout) Enabled

#### Infrastructure - Core Locking and MPU Options:

SYS\_LIGHTWEIGHT\_PROT (Memory Functions Protection) Enabled

#### Infrastructure - Heap and Memory Pools Options:

MEM\_SIZE (Heap Memory Size) 1600

#### Infrastructure - Internal Memory Pool Sizes:

MEMP\_NUM\_PBUF (Number of Memory Pool struct Pbufs) 16

MEMP\_NUM\_RAW\_PCB (Number of Raw Protocol Control Blocks) 4

MEMP\_NUM\_TCP\_PCB\_LISTEN (Number of Listening TCP Connections) 8

MEMP\_NUM\_TCP\_SEG (Number of TCP Segments simultaneously queued) 16

MEMP\_NUM\_LOCALHOSTLIST (Number of Host Entries in the Local Host List) 1

#### Pbuf Options:

PBUF\_POOL\_SIZE (Number of Buffers in the Pbuf Pool) 16

PBUF\_POOL\_BUFSIZE (Size of each pbuf in the pbuf pool) 592

#### IPv4 - ARP Options:

LWIP\_ARP (ARP Functionality) Enabled

#### Callback - TCP Options:

TCP\_TTL (Number of Time-To-Live Used by TCP Packets) 255

TCP\_WND (TCP Receive Window Maximum Size) 2144

TCP\_QUEUE\_OOSEQ (Allow Out-Of-Order Incoming Packets) Enabled

TCP\_MSS (Maximum Segment Size) 536

TCP\_SND\_BUF (TCP Sender Buffer Space) 1072

TCP\_SND\_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender) 9

#### Network Interfaces Options:

LWIP\_NETIF\_STATUS\_CALLBACK (Callback Function on Interface Status Changes) Disabled

LWIP\_NETIF\_LINK\_CALLBACK (Callback Function on Interface Link Changes) Disabled

#### NETIF - Loopback Interface Options:

LWIP\_NETIF\_LOOPBACK (NETIF Loopback) Disabled

#### Infrastructure - Threading Options:

TCPIP\_THREAD\_NAME (TCPIP Thread Name) "tcpip\_thread"

TCPIP\_THREAD\_STACKSIZE (TCPIP Thread Stack Size) 1024

TCPIP\_THREAD\_PRIO (TCPIP Thread Priority Level) 24

TCPIP\_MBOX\_SIZE (TCPIP Mailbox Size) 6

DEFAULT\_THREAD\_NAME (Default LwIP Thread Name) "lwip"

DEFAULT\_THREAD\_STACKSIZE (Default LwIP Thread Stack Size) 1024

DEFAULT\_THREAD\_PRIO (Default LwIP Thread Priority Level) 3

DEFAULT\_RAW\_RECVMBOX\_SIZE (Default Mailbox Size on a NETCONN Raw) 0

DEFAULT\_TCP\_RECVMBOX\_SIZE (Default Mailbox Size on a NETCONN TCP) 6

DEFAULT\_ACCEPTMBOX\_SIZE (Default Mailbox Size for Incoming Connections) 6

**Thread Safe APIs - Netconn Options:**

LWIP\_NETCONN (NETCONN API) Enabled

**Thread Safe APIs - Socket Options:**

LWIP\_SOCKET (Socket API) Enabled

LWIP\_COMPAT\_SOCKETS (BSD-style Socket Functions Names) 1

LWIP\_SOCKET\_OFFSET (Socket Offset Number) 0

LWIP\_SO\_SNDTIMEO (Send Timeout for Socket/Netconns) **Enabled \***

LWIP\_SO\_RCVTIMEO (Receive Timeout for Socket/Netconns) **Enabled \***

**7.16.3. PPP:**

**PPP Options:**

PPP\_SUPPORT (PPP Module) Disabled

**7.16.4. IPv6:**

**IPv6 Options:**

LWIP\_IPV6 (IPv6 Protocol) Disabled

**7.16.5. HTTPD:**

**HTTPD Options:**

LWIP\_HTTPD (LwIP HTTPD Support \*\* CubeMX specific \*\*) Disabled

**7.16.6. SNMP:**

**SNMP Options:**

LWIP\_SNMP (LwIP SNMP Agent) Disabled

**7.16.7. SNTP:**

**SNTP Options:**

LWIP\_SNTP (LWIP SNTP Support \*\* CubeMX specific \*\*) Disabled

**7.16.8. MDNS/TFTP:**

**MDNS Options:**

LWIP\_MDNS (Multicast DNS Support \*\* CubeMX specific \*\*) Disabled

**TFTP Options:**

LWIP\_TFTP (TFTP Support \*\* CubeMX specific \*\*) Disabled

### 7.16.9. Perf/Checks:

**Sanity Checks:**

LWIP\_DISABLE\_TCP\_SANITY\_CHECKS (TCP Sanity Checks) Disabled

LWIP\_DISABLE\_MEMP\_SANITY\_CHECKS (MEMP Sanity Checks) Disabled

**Performance Options:**

LWIP\_PERF (Performace Testing for LwIP) Disabled

### 7.16.10. Statistics:

**Debug - Statistics Options:**

LWIP\_STATS (Statistics Collection) Disabled

### 7.16.11. Checksum:

**Infrastructure - Checksum Options:**

CHECKSUM\_BY\_HARDWARE (Hardware Checksum \*\* CubeMX specific \*\*) Disabled

LWIP\_CHECKSUM\_CTRL\_PER\_NETIF (Generate/Check Checksum per Netif) Disabled

CHECKSUM\_GEN\_IP (Generate Software Checksum for Outgoing IP Packets) Disabled

CHECKSUM\_GEN\_UDP (Generate Software Checksum for Outgoing UDP Packets) Disabled

CHECKSUM\_GEN\_TCP (Generate Software Checksum for Outgoing TCP Packets) Disabled

CHECKSUM\_GEN\_ICMP (Generate Software Checksum for Outgoing ICMP Packets) Disabled

CHECKSUM\_GEN\_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets) Disabled

CHECKSUM\_CHECK\_IP (Generate Software Checksum for Incoming IP Packets) Disabled

CHECKSUM\_CHECK\_UDP (Generate Software Checksum for Incoming UDP Packets) Disabled

CHECKSUM\_CHECK\_TCP (Generate Software Checksum for Incoming TCP Packets) Disabled

CHECKSUM\_CHECK\_ICMP (Generate Software Checksum for Incoming ICMP Packets) Disabled

CHECKSUM\_CHECK\_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets) Disabled

### 7.16.12. Debug:

**LwIP Main Debugging Options:**

LWIP\_DBG\_MIN\_LEVEL (Minimum Level) All

**\* User modified value**

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC0	ADC1_IN10	Analog mode	No pull-up and no pull-down	n/a	
	PC2	ADC1_IN12	Analog mode	No pull-up and no pull-down	n/a	
	PC3	ADC1_IN13	Analog mode	No pull-up and no pull-down	n/a	
	PA0/WKUP	ADC1_IN0	Analog mode	No pull-up and no pull-down	n/a	
	PA3	ADC1_IN3	Analog mode	No pull-up and no pull-down	n/a	
ADC2	PC0	ADC2_IN10	Analog mode	No pull-up and no pull-down	n/a	
	PC2	ADC2_IN12	Analog mode	No pull-up and no pull-down	n/a	
	PC3	ADC2_IN13	Analog mode	No pull-up and no pull-down	n/a	
	PA0/WKUP	ADC2_IN0	Analog mode	No pull-up and no pull-down	n/a	
	PA3	ADC2_IN3	Analog mode	No pull-up and no pull-down	n/a	
ADC3	PC0	ADC3_IN10	Analog mode	No pull-up and no pull-down	n/a	
	PC2	ADC3_IN12	Analog mode	No pull-up and no pull-down	n/a	
	PC3	ADC3_IN13	Analog mode	No pull-up and no pull-down	n/a	
	PA0/WKUP	ADC3_IN0	Analog mode	No pull-up and no pull-down	n/a	
	PA3	ADC3_IN3	Analog mode	No pull-up and no pull-down	n/a	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PA2	ETH_MDIO	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PC4	ETH_RXD0	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PC5	ETH_RXD1	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PB13	ETH_TXD1	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PG11	ETH_TX_EN	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
	PG13	ETH_TXD0	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Very High *</b>	
I2C1	PB6	I2C1_SCL	Alternate Function Open	Pull-up	<b>Very High</b>	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
			Drain		*	
	PB7	I2C1_SDA	Alternate Function Open Drain	Pull-up	<b>Very High</b> *	
I2C2	PF0	I2C2_SDA	Alternate Function Open Drain	Pull-up	<b>Very High</b> *	
	PF1	I2C2_SCL	Alternate Function Open Drain	Pull-up	<b>Very High</b> *	
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
	PB3	SYS_JTDO-SWO	n/a	n/a	n/a	
TIM1	PE8	TIM1_CH1N	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PB1	TIM8_CH3N	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC8	TIM8_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PA10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
USART2	PD5	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
USART6	PC6	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PG9	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	



## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low
USART2_TX	DMA1_Stream6	Memory To Peripheral	Low

### USART2\_RX: DMA1\_Stream5 DMA request Settings:

Mode: **Circular \***  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### USART2\_TX: DMA1\_Stream6 DMA request Settings:

Mode: Normal  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream5 global interrupt	true	5	0
DMA1 stream6 global interrupt	true	5	0
USART2 global interrupt	true	5	0
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	0	0
Ethernet global interrupt	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1, ADC2 and ADC3 global interrupts	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM3 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
I2C2 event interrupt	unused		
I2C2 error interrupt	unused		
USART1 global interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt	unused		
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		
TIM8 capture compare interrupt	unused		
Ethernet wake-up interrupt through EXTI line 19	unused		
USART6 global interrupt	unused		
FPU global interrupt	unused		

**\* User modified value**

## 9. Software Pack Report

### 9.1. Software Pack selected

Vendor	Name	Version	Component
STMicroelectronics	FreeRTOS	0.0.1	Class : RTOS Group : Core Version : 10.2.0