## comp2121

## SAMPLE EXAM QUESTIONS.

http://www.cse.unsw.edu.au/~cs2121/Tutorials/SampleExamQuestions.pdf

#### Bookmarks:

#### Extra Qns (by Oliver Tan)

#### Sample Final Exam

#### Main differences between AVR and ARM:

- → AVR has a 2 stage single level pipeline (fetch, execute), ARM has three stage pipeline (fetch, decode, execute)
- → AVR has three main memory spaces (data, program, EEPROM) (Harvard), ARM stores instructions and data in the same space (Von Neumann/Princeton (ARM9 uses Harvard though...)).
- → AVR registers 8 bit [32 General Registers, 64+416 I/O registers]
- → ARM registers 32 bit [37 Registers, 31 General, 6 Status]
- → AVR I/O is mapped directly to memory spaces. If we wish to interface with the devices, we must use special I/O instructions. ARM is similar, but no separate I/O address space. Interfaced with as if they are any other part of memory. I think?

#### ARMv7 and Atmel AVR similarities:

- RISC-based architecture
- Lower-complexity instruction sets
- Support for CPU power saving
- Similar addressing modes
- Status register and flagging functionality
- Little endian

#### ARM unique features:

- 32-bit architecture
- Von Neumann/Princeton architecture
- Dynamic-stage pipelining
- Three operand encoding
- Optimized program SREG, allows for conditional execution
- ARM Cortex-A9 ALU allows for multiple-bit shifting
- Full floating point operation support (w/ VFPv3 add-on)
- Functionality able to be extended with coprocessor support

### AVR unique features:

- 8-bit architecture
- Harvard Architecture
- Simpler two-stage pipelining (fetch and execute)
- Extensive I/O register (memory-mapped I/O) and peripheral support

#### Applications:

- ARM is suited to large-scaled embedded applications
  - -> Higher functionality allows for greater complexity
  - -> Higher manufacturing cost
  - -> Suitable for industrial automation and handheld smart phones
- AVR is suited to smaller projects
  - -> Easy to learn ISA with sufficient basic functionality -> smaller applications
  - -> Low cost and power consumption architecture
  - -> Suitable for home appliances and energy-saving lighting

#### Tut1

1. Convert the following numbers from the original base to the specified base:

C) 
$$1084_{10} \rightarrow _{16}$$

## 2. What is the result of the following calculations?

a) 1395 + 4988 (base 16) | add 2 numbers together, if >15,next number +1. start from 8+5, then 9+8 ...  $\underline{5D1D}_{16}$ 

```
b) 11001001 + 00101101 (base 2)

11110110<sub>2</sub>

C) A41 - 560 (base 16)

4E1<sub>16</sub>

d) 11001 - 011 (base 2)

25 - 3 = 22 -> 10110<sub>2</sub>

3 = 00011, -3 in 2's comp is 11101

11101 + 11001 = 10110 = 22
```

**3.** What number does 10010010 represent as an unsigned number? What does it represent in 2's complement notation?

```
Unsigned: just add the bits up. 2+16+128 = 146
```

Twos complement: the sign bit being set means it's negative, so invert the digits and add one

```
10010010 \rightarrow 01101101 + 1 \rightarrow 01101110 \rightarrow (2+4+8+32+64) * -1 = -110.
```

Alternatively do 2<sup>8</sup> - 146 (unsigned) = 256 - 146 = 110 then make it negative -110

**4.** In 2's complement addition, 11011011 + 01100000 = 00111011. Was there a 2's complement overflow? Why? What do the values in this sum represent?

There was no 2's complement overflow. Since the most significant bit (of the first number) is 1, then the number is negative, and likewise it will be positive for the second. For the equation above, this will be something in the form (-) + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is n + (+) =ant bit in the first number is a 1, we know that this is a 1, we know that this is a 1, we know th

A 2's complement overflow would be 011111111 + 00000001 = 10000000; which is 127 + 1 = -128. You can think of this in a number line, with the far left being -128, 0 being the centre, and the far right being 127. That addition is simply crossing that 0 boundary. A 2's complement underflow would therefore crossing the -128 boundary to the positive boundary by a minus operation.

There's no 2's complement overflow as the carry into the most significant bit is equal to the carry out of the MSB.

Rd

Values:

$$-(37) + 96 = 59$$

Also: (You don't get overflows with one positive and one negative number. Overflows are neg+neg -> pos or pos+pos -> neg)

**5.** What is the difference between performing 2's complement addition and unsigned addition in the AVR processor?

The actual process of adding the bits together is the same, however in 2's complement addition, the N flag in the status register can be set, indicating that the result would be negative if the numbers were

signed and represented as 2's complement.

Check V flag for 2's complement overflow, C flag for unsigned 'overflow'/carry.

The S flag is the exclusive OR of N and V flags, and may be set in 2's complement addition.

## **6.** Represent the following numbers in IEEE 754 32-bit floating point notation:

a) 1.5  $1.5 = 1 \times 2^{0} + 1 \times 2^{-1}$  $= 1.1_{2}$ Sign = 0 (positive) Exponent = 0 (+ 127 bias)Mantissa = 1 (With 22 trailing 0s) Therefore 1.5 in Floating point representation is 0 Sign Exponent Mantissa = 3FC0 0000<sub>16</sub> b) 1084  $1084 = 100001111100_{2}$  $= 1.00001111100 \times 2^{10}$ Sign = 0 (positive) d Exponent = 10 (+ 127 bias = 137 = 10001001) Mantissa = 000011111, (followed by 15 0s) Sign Exponent Mantissa = 4487 8000<sub>16</sub> c) -1 Sign = 1 (negative) Mantissa = 23 0s Exponent = 0 (+ 127 bias = 01111111) Sign Exponent Mantissa =BF80 0000<sub>16</sub> d) -13.75  $-13.75 = 1x2^{3} + 1x2^{2} + 0x2^{1} + 1x2^{0} + 1x2^{-1} + 1x2^{-2}$ = 1101.11  $= 1.10111 \times 2^3$ Sign = 1 (negative) Exponent =  $3 (+ 127 bias = 130 = 10000010_{\circ})$ Mantissa = 10111 Followed by 18 0s so 1 10000010 1011100000000000000000 Sign Exponent Mantissa

### 7. What does the following IEEE 754 FP number represent:

 $= C15C 0000_{16}$ 

0

Sign Exponent Mantissa
We know the number is positive from the unset sign bit
Exponent = 129 (-127 bias = 2)So the number is  $1.11 \times 2^2$ =  $111_2 = 7_{10}$ 

Tut2

- **8.** Encode the following instructions into Atmel AVR machine code:
  - a) ldi r18, 127

Format for ldi is:

Ldi Rd, K K = 127 -> in binary = 0111 1111

Rd = r18. However as you can see in the opcode for ldi we only have 4 bits (d). That means only 16 references can be made. e.g. 0000 = first reference and 1111 (15) = last reference. Therefore we have a range of r16 - r31. (Why they picked the upper registers, was a design thing). Therefore R18 = 2nd reference = 0010. .. Same goes for everything else.

1110 KKKK dddd KKKK

Answer: 1110 0111 0010 1111

b) mov r18, r2

Format for mov is:

mov Rd, Rrh

0010 11rd dddd rrrr

Answer: 0010 1101 0010 0010

c) lds r2, 0xABCD

Format for lds is:

lds Rd, k

1001 000d dddd 0000 kkkk kkkk kkkk kkkk

Answer: 1001 0000 0010 0000 1010 1011 1100 1101

- **9.** How many bits are needed to address:
  - a) 16 32-bit general purpose registers?

16 registers -> 2<sup>4</sup> registers: 4 bits

b) a memory space of 65536 bytes (assume byte addressing)?

65536 bytes -> 2^16 byte sized registers: 16 bits

Can do 
$$\frac{\ln 65536}{\ln 2} = 16$$

c) a memory space of 65536 32-bit words (assume byte addressing)?

Sri confirmed 18 bits is the correct answer.

65536 32-bit words -> 2^16 \* 2^2 bytes 18 bits

The answer is 100% 18 bits. we're using byte addressing on 32-bit words (4 bytes long) so we need 2 extra bits to reference the extra stuff.

So if we want to refer to each of the 65536 words we need 16 bits

But actually we want to refer to each byte of these (each of 4 bytes (32-bits) takes 2 bits to refer to) +2bits = 18 bits

m Byte Addre	ss 8-bit (1 byte wide)
1	
2	32-bit data
3	(4 bytes)
4	

- 10. What do the following letters in a typical status register stand for and how are they generated?
  - a) z

Zero Flag; indicates a zero result in an arithmetic or logic operation. 1: zero. 0: Non-zero

b) c

Carry flag; for addition it is the carry of the most significant bit. For subtraction (X-Y), it indicates whether |X| >= |Y|. If |Y| > |X|, C is set, otherwise not set.

c) V

Two's complement overflow flag; used in twos complement arithmetic. Set when a twos complement result overflows. V = C XOR (Carry in to MSB)

Other way to explain: Set when carry\_in != carry\_out for the MSB

NOTE: Flag will still be set/cleared when performing unsigned arithmetic (the computer can't tell the difference). Use the correct comparisons to check these flags and interpret the result.

d) N

Negative flag; The Most Significant Bit of the result of last arithmetic operation

e) s

Sign Flag; Exclusive OR (XOR) between the Negative Flag N and the Two's Complement Overflow Flag V

11. What is the main difference between the memory models of Princeton (von Neumann) and

#### Harvard architectures?

Princeton / von Neumann: one memory space is shared between everything. (Allowing for chips that can load custom code, and modify their code while running). Princeton is cheaper and simpler to manufacture than Harvard

Harvard: Program memory (instructions) and data memory are stored in separate address spaces (allowing for faster reads, better security)

AVR is (modified) Harvard

**12.** Based on the below, what is the 32-bit word stored at the memory address 0x00000100 in the options below:

Memory address	Data
0x00000100	0xAF
0x00000101	0x1B
0x00000102	0xC2
0x00000103	0x05

a) big-endian machine?

0xAF 1B C2 05 [do we convert to decimal? [\xAF\x1B\xC2\x05]

b) little-endian machine? (Starts with least significant byte @ smallest address)

0x05 C2 1B AF [\x05\xC2\x1B\xAF]

**13.** Can you design an 8-bit instruction format that can allow 4 2-operand instructions for a machine with 8 registers?

```
Yes,
4 opcodes - 2bits (00 - 11)
8 registers - 3 bits (000 - 111)
opcode Rr Rd-
oo rrr ddd
ie. oorr rddd
```

#### Tut3

- 14. What do these notations mean in AVR assembly programming? Where are they used?
  - a) .def: Define a symbolic name on a register/Gives a register an alias
  - **b)** .set: Set a symbol to an expression (we can change it later).

Define symbol for value .set input = 5

c) .cseq: Code segment (Program memory)

- **d)** .dseg: Data segment (Data memory)
- **e)** .org: Set program origin (e.g. if we .dseg then .org 0x100, we set .dseg to start at 0x100)
- **f)** .db: Define constant byte(s) (in program memory)
- **g)** .dw: Define constant word(s), little endian rule is used (program b memory)

Store word(16-bit) constants in program memory.

- **h)** .byte: Reserve byte size to variable (in data space)
- i) .equ: Set a symbol equal to an expression which is un-redefinable afterwards.
- 15. Where are the functions low() and high() utilised? Load -200 into a two byte number.

low and high load the low or high byte (respectively) of a 16-bit constant. This allows 16-bit numbers to be easily loaded into a pair of AVR's 8-bit registers. For example to load -200 into r17:r16

```
ldi r16, low(-200)
ldi r17, high(-200)
```

**16.** What are the differences between Macros and Functions? In what circumstances are each of them appropriate, and when should each be avoided? Write a Macro called Invert to invert the value of a register

Macros take arguments and are expanded inline. Functions are called, utilising the stack to store the location of the next instruction before jumping to another location to execute the function and then jumping back to the instruction stored on the stack. Macros are faster, as no jumping or stack operations are required, but inflate the memory size of the program. Functions have the overhead of setting up the stack and jumping, but allow the reuse of code, conserving memory.

When you call a macro, the AVR preprocessor simply replaces the call with the code in the macro definition (similar to #define in C), so calling macros in multiple locations can increase the code size significantly. (Flash memory is limited so if program is too big then program cannot be loaded!)

```
.macro invert
mov r16, @0
ser r17
eor r16, r17
mov @0, r16
.endmacro
alternatively,
.macro invert
com @0
.endmacro
```

17. What are word addressable and byte addressable? Explain them with examples using AVR memories.

AVR **program memory** Is word addressable. this means that address 0 specifies the first word, address 1 the second and so on. each program memory address refers to a pair of bytes.

- PC and Labels in AVR Studio refer to the word address
- LPM instruction requires the byte address. So program memory is both word and byte addressable depending on context.
- AVR SRAM and EEPROM are byte addressable, each byte has its own address.

Word addressing: each address points to a distinct word.

Byte addressing: each address points to a distinct byte.

18. Consider the following AVR assembly code segment and fill the initialization part?

.dseg array: .byte 20 .cseg data: .dw 0x1234 // Initialize the X pointer with array ldi XH, high(array) ldi XL, low(array) // Initialize the Z pointer with data

ldi ZH, high(data<<1) ldi ZL, low(data<<1)

19. What are little endian and big endian representations? Which endian is used in AVR?

Little endian is where the least significant byte of a word is located at the smallest memory address, whereas in big endian, the most significant byte is at the lowest memory address.

x86 (PCs) is a well-known little endian architecture. [Also faster for machines to work little endian]

AVR is little endian (for program memory)

e.g. 0x123ABC

Little Endian	Big Endian
1000 BC	1000 12
1001 3A	1001 3A
1002 12	1002 BC

AVR is a little endian architecture.

- didnt sri say avr doesn't have an endian l0l
- I remember sri said that AVR can use either endian, it depends how we wish to set it up
- Sri said that AVR is 8 bit so is usually endian agnostic but that when there is an endianness, it's little endian. Go look at the instructions for examples (he gave the example of the program counter being saved into the stack. Mul's output is another example)

#### Big endian is used when interacting with the network.

**FYI**: Little endian is what pretty much all computers you will interact with use. You reverse the order of the bytes, eg 0x12345678 becomes 0x78 0x56 0x34 0x12. This actually makes sense because when you're storing numbers that are smaller than the architecture length,

- E.g. storing a 16 bit number on a 32 bit machine, you can still index the memory from the start of the field.
- E.g. [\_\_\_\_\_] being a 32 bit field, if you store [12 34 \_\_\_] you can still refer to it with the address 0x10000000 or wherever it's up to; rather than having to add on something to the address.

Big endian only exists because people go "oh but my numbers are backwards in memory"

[well okay apparently it's because intel liked little endian and since it was decided in the 70s people stuck with it]

FORGET WHAT SRI SAID

IT ONLY MATTERS WHAT DANIEL SAID

DANIEL MURPHY WILL MAKE COMP2121 GREAT AGAIN

- **20.** Identify the errors in the following instructions:
  - a) ldi r1,18

Cannot use r1 with ldi instruction, only r16 - r31.

b) cp r16,'L'

cp compares two registers and does not compare with a constant; use cpi

C) ldi zh, high(0x3476) => Word Addressable

```
ldi ZL, low(0x3476 << 1)
ldi ZH, high(0x3476 << 1)
```

d) ldi r40, 23t

There is no register 40.

```
.def r40 = r16
```

e) brge loop => for both unsigned numbers

brge is only used with signed[?] numbers? Will work for unsigned numbers that don't have the last bit set though. In this case brsh would be used. [Yes, this is correct]

f) brlo end => for both signed numbers

brlo is unsigned, must use brlt.

- 21. Write AVR assembly code segments for the following scenarios,
  - a) Initialize an array A of size 20 (each element is one byte) with values ranging from 1 to 20.

```
.dseg
```

```
A: .db 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20

Or (assuming A has been reserved in data memory)

ldi XL, low(A)

ldi XH, high(A)

.def counter = r16

ldi counter, 1

loop:

cpi counter, 21

breq end
st X+, counter
inc counter
rjmp loop
end:
rjmp end
```

b) Initialize an array B of size 20 (each element is two bytes) with values ranging from -1 to -20.

```
B: .dw -1, -2, -3, -4, -5, -6, -7, -8, -9, -10, -11, -12, -13, -14, -15, -16, -17, -18, -19, -20
ОГ
       .dseg
                                      //20 word numbers
       B: .byte 40
       .cseg
       ldi XL, low(B)
       ldi XH, high(B)
       .def counter = r16
       .def placeholder = r17
       clr counter
       ser placeholder
       loop:
                                      //equivalent to "ser counter" on first loop
               dec counter
               st X+, counter
               st X+, placeholder
               cpi counter, -20
               brge loop
       end:
               rimp end
```

C) Add the arrays A and B together and store the result into an array C.

```
.include "m2560def.inc"
.dseg
A: .byte 20
B: .byte 40
C: .byte 40
```

```
.cseg
       rjmp initA
A_P: .db 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
B_P: .dw -1,-2, -3, -4, -5, -6, -7, -8, -9, -10, -11, -12, -13, -14, -15, -16, -17, -18, -19, -20
initA:
       ldi ZH, high(A_P<<1)
       Idi ZL, low(A_P << 1)
       ldi XH, high(A)
       ldi XL, low(A)
       clr r16
       clr r17
loadA:
       срі г16, 20
       breq initB
       lpm r19, Z+
       st X+, r19
       inc r16
       rjmp loadA
initB:
       ldi ZH, high(B P<<1)
       Idi ZL, low(B_P << 1)
       ldi YH, high(B)
       ldi YL, low(B)
       clr r16
loadB:
       срі г16, 20
       breq initAdd
       lpm r19, Z+
       lpm r20, Z+
       st Y+, r19
       st Y+, r20
       inc r16
       rjmp loadB
initAdd:
       ldi ZH, high(C)
       ldi ZL, low(C)
       ldi YH, high(B)
       ldi YL, low(B)
       ldi XH, high(A)
       ldi XL, low(A)
addArray:
       срі г17, 20
       breq end
       ld r19, X+
                       ;load val of A
                       ;load val of B
       ld r20, Y+
                       ;load second half of B
       ld r21, Y+
       ldi r18, 0
       add r19, r20 ;adds val of A and B
       adc r18, r21 ;adds second part of B
```

```
st Z+, r19 ;stores in C
              st Z+, r18
                             ;C must be two bytes
              inc r17
                             ;inc counter
              rjmp addArray
       end:
              rjmp end
//The code below is incomplete, leaving for existing comments.
       .dseq
       C: .byte 40
       .cseg
              rimp start
              ;assuming A and B are in the program memory and C is in the data
       start:
              ldi YH, high(A<<1)
              ldi YL, low(A<<1)
              ldi XH, high(B<<1)
              ldi XL, low(B<<1)
              ldi ZH, high(C)
              ldi ZH, low(C)
              clr r17
                                    ;counter
       store:
              срі г17, 20
              breq end
              ld r19, Y+
                          ;load val in A
                           ;load val in B
              ld r20, X+
                         ; load second half of B
              ld r21, X+
              ldi r18, 0
              add r19, r20 ;adds val of A and B
              adc r18, r21 ;adds second part of B
              st Z+, r19 ;stores in C
                             ;C must be two bytes
              st Z+, r18
                             ;inc counter
              inc r17
              rjmp store
       end:
              rjmp end
   d) Store the string 12345678 into program memory using .db and .dw.
       (v The extra zero is to make sure that the data is word aligned)
       String: .db "12345678", 0, 0
       String2: .dw '1', '2', '3', '4', '5', '6', '7', '8', 0, 0
       String3: .db "12345678", '\0', '\0'
   e) Load the values stored in the program memory in (d) and store them into data memory in the reverse
       order.
       .include "m2560def.inc"
       .dseg
       doge: .byte 8
       .cseg
       setup:
```

ldi r17, low(RAMEND)

```
out SPL, r17
       ldi r17, high(RAMEND)
       out SPH, r17
       ldi zh, high(String<<1)</pre>
       ldi zl, low(String<<1)</pre>
       ldi yh, high(doge)
       ldi yl, low(doge)
//to act as terminating byte for popping to work
pushZero:
       ldi r17, 0
       push r17
main:
       lpm r17, z+
       срі г17, 0
       breq reverse
       push r17
       jmp main
reverse:
       рор г17
       st y+, r17
       cpi r17, 0
       breq end
       jmp reverse
end:
       rjmp end
```

22. How do you multiply a two byte number by a one byte number? (Explain using a simple example). Do we have to consider the carry bit in the STATUS register for this case?

#### https://sites.google.com/site/avrasmintro/home/2b-basic-math

```
ldi r16, 3
ldi r17, high(260)
                      ;not sure about endianness
ldi r18, low(260)
clr r20
mul r16, r17
                      ;3*5 stored in r21:r22)
mov r21, r0
mov r22, r1
mul r16, r18
                      ;3*255 stored in r23:r24)
mov r23, r0
mov r24, r1
add r22, r24
adc r21, r23
adc r20, r21
                      ;Max 3 byte representation
;Result stored in r20:r21:r22
//Apparently wrong - kw
```

- 23. Investigate the different ways of writing AVR assembly code for the following scenarios
  - a) Copying a pair of registers into another pair of register.

```
Eg. ldi г16, 1
```

```
ldi r17, 2
              movw r21:r20, r17:r16
       alternative (only need to supply the low bytes)
              movw r20, r16
   b) Multiply a number by 4.
       1.Logical shift x2
                             Isl Rd
                             Isl Rd
       2. Times:
                             Idi Rd, (4*Number)
       3.Shift:
                             Idi Rd, (Number << 2)
       4.
                             mul Rd, 4
                             mov Rd, r0
                                           //mul Rd, Rr
   C) Divide a number by 4.
       1.Logical shift right x2.
                                    lsr Rd
                                    lsr Rd
       2.Time:
                                    ldi Rd, (Number/4)
       3.Shift:
                                    ldi Rd, (Number>>2)
       4.
                                     >> 2
              Ldi r16, 4
              Ldi r17,16
              Clr r18
              Div:
                      Срі г17, г16
                      Brlt end
                                    // just in case if the number could not fully divided by 4
                      Sub r17, r16 // 16-4=12, 12-4=8, 8-4=4, 4-4=0
                      Inc r18
                                    // г18=1 , г18=2, г18=3, г18=4
                      Rjmp Div
              End:
                     Rjmp end
                                    // R18 registor hold the final solution.
24. When are MUL, MULS and MULSU instructions used and how are they are used? Write AVR
   assembly code to perform multiplication for the following set of numbers:
       MUL, multiplication of unsigned integers.
       MULS, multiplication of signed integers.
       MULSU, multiplication of a signed integer with an unsigned integer.
   a) 10, 12 (1 byte result)
       ldi r16, 10
       ldi r17, 12
       mul r16, r17
       mov r20, r0 ;optional (used to move the result)
```

b) -11,11 (1 byte result)

ldi r16, -11

```
ldi r17, 11
       mulsu r16, r17
       mov r21, r0 ;optional (used to move the result)
   C) -4,-14 (1 byte result)
       ldi r16, -4
       ldi r17, -14
       muls r16, r17
       mov r22, r0 ;optional (used to move the result)
   d) 32,258 (2 bytes result)
       ldi r16, 32
       ldi r17, low(258)
       Idi r18, high(258)
       mul r16, r17
       mov r23, r0
       mov r24, r1
       mul r16, r18
       adc r24, r0
   e) -352, 28 (2 bytes result)
       ldi r16, 28
       Idi r17, low(-352)
       Idi r18, high(-352)
       mulsu r16, r17
       mov r25, r0
       mov r26, r1
       mul r16, r18
       adc r26, r0
   f) -27,-375 (2 byte result) //tested with AVR.
       ldi r16, -27
       Idi r17, low(-375)
       Idi r18, high(-375)
       mulsu r16, r17
       mov r27, r0
       mov r28, r1
       muls r16, r18
       adc r28, r0
25. (1) Minimally modify the code below to add two numbers (in r17:r16 and r19:r18) when the
   result is bigger than 255.
       ldi r16, 1
       ldi r17, 0
       ldi r18, 255
       ldi r19, 0
       add r16, r18
       add r17, r19
```

Change 'add r17, r19' -> 'adc r17, r19'

#### 26. (2) Write AVR code to add two 32 bits values? (Using R16-R23 to hold all values.)

- a = 0x00000100
- b = 0x002000FF

ldi r16, 0x00

ldi r17, 0x01

ldi r18, 0x00

ldi r19, 0x00; a

ldi r20, 0xFF

ldi r21, 0x00

ldi r22, 0x20

ldi r23, 0x00; b

add r16, r20

adc r17, r21

adc r18, r22

adc r19, r23

### //Can also be written using the BYTE keyword

.equ a = 0x00000100

.equ b = 0x002000FF

Idi r16, BYTE1(a)

ldi r17, BYTE2(a)

ldi r18, BYTE3(a)

ldi r19, BYTE4(a)

Idi r20, BYTE1(b)

ldi r21, BYTE2(b)

ldi r22, BYTE3(b)

ldi r23, BYTE4(b)

add r16, r20

adc r17, r21

adc r18, r22

adc r19, r23

## Tut5

## 27. Please complete the following table with instructions used for each operation.

Instructions	Registers	Stack	Data Memory	Program Memory	Separate IO	Memory- Mapped IO
Initialize	clr/ser	Idi r16, high(RAMEND) out SPH, r16 Idi r16, Iow(RAMEND) out SPL, r16	.dseg .byte	.cseg .db .dw	output: ser r16 out DDRx, r16	input: clr r16 sts DDRx, r16
Write to	ld, ldi, lds, ldd, mov	push	st/sts/st d	spm	Out PORTx	st/sts PORTx

Read from	Mov, cp	рор	ld/lds	lpm	In PINx	ld/lds PINx
-----------	---------	-----	--------	-----	---------	-------------

28. How do you setup a port to act as an input port or as an output port in AVR? What instructions are used to read from an I/O port? What instructions are used to write to an I/O port?

Input = 0000 0000 (clr clears all bits to become 0s)

Output = 1111 1111 (ser set all bits to become 1s)

DDRx = Data direction register (X ← whatever port e.g. A B C D etc)

Input port: Output port:

clr temp ser temp

sts DDRx, temp out DDRx, temp

IN/OUT are used to read to the first (64?) of I/O ports, and STS/LDS are used to read/write from the other ports.

29. Consider the following example AVR code segment:

```
Address
0x1000
              .def grade=r20
0x1002
              .include "m64def.inc"
             LDI r29, high (RAMEND)
0x1004
0x1006
             LDI r28, low (RAMEND)
0x1008
             OUT SPH, r29
0x100A
             OUT SPL, r28
0x100C
             LDI r18,45
0x100E
             RCALL GRADE CAL
             end:
0 \times 1010
                      RJMP end
             GRADE CAL:
0 \times 1012
                      PUSH r29
0x1014
                      PUSH r28
0x1016
                      CPI r18,50
0x1018
                      BRGE grade1
0x101A
                      LDI grade,2
0x101C
                      RJMP exit
             grade1:
0x101E
                      LDI grade,1
             exit:
0x1020
                      POP r28
0x1022
                      POP r29
0x1024
                      RET
```

What are the values of r28, r29, SPL and SPH?

```
From m2560def.inc:
```

```
.equ RAMEND = 0x21ff (end of internal SRAM)
```

.equ XRAMEND = 0xffff (end of external SRAM)

#pragma AVRPART MEMORY INT\_SRAM SIZE 8192

#pragma AVRPART MEMORY INT\_SRAM START\_ADDR 0x200

a) after line "LDI r28,low(RAMEND)"?

r28	r29	SPL	SPH
0xFF	0x21	0x00	0x00

b) after line "OUT SPL,r28"?

r28	r29	SPL	SPH
0xFF	0x21	0xFF	0x21

c) after line "BRGE grade1"?

r28	r29	SPL	SPH
0xFF	0x21	0xFA	0x21

d) after line "POP r29"?

r28	r29	SPL	SPH
0xFF	0x21	0xFC	0x21

(3 bytes for reall, 1 byte for each register)

#### Tut6

**30.** The EICRA register is used to indicate what condition should be present for external interrupts to occur, and looks like this:

Bit	7	6	5	4	3	2	1	0	
	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	EICRA
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

where each pair of bits ISCn1 and ISCn0 mean the following for INTn:

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request.
0	1	Reserved
1	0	The falling edge of INTn generates asynchronously an interrupt request.
1	1	The rising edge of INTn generates asynchronously an interrupt request.

### The EIMSK register is used to enable the external interrupts and looks like this:

Bit	7	6	5	4	3	2	1	0	_
	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	EIMSK
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

In "m64def.inc", the values in these registers have been defined to their bit value. e.g., ISC00 = 0,

#### ISC11=3 and INT2=2. Knowing this, examine the following code:

```
.def temp=r16
ldi temp, (0b10 << ISC00) | (0 << ISC10) | (0b11 << ISC20)
sts EICRA, temp
ldi temp, (1 << INT0) | (1 << INT2)
out EIMSK, temp
sei</pre>
```

a) What is the value (in binary) that is written to the EICRA register?

The instruction basically ORs together a bunch of values which are shifted left by various amounts (for example, ISC00 = 0, ISC11 = 3)

ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00
0	0	1	1	0	0	1	0

Note: Unspecified values are equal to 0

So, the value stored in temp, and thus written out to EICRA, is 00110010

b) Why do we use this approach to set up the register value?

To make it clear to somebody reading the code what values, and thus settings, we are assigning for each external interrupt

C) Which external interrupts can occur, and when will they occur?


External interrupt 0 can occur, triggered by a falling edge signal. External interrupt 2 can occur, triggered by the rising edge of a signal.

d) What is the difference between the 'sts' instruction and the 'out' instruction?

sts writes to a memory mapped I/O register, while out is used for I/O ports with designated registers

31. This question looks at the registers associated with PORT A. The following tables might help:

DDxn	PORTxn	PUD (in SFIOR)	1/0	Pull-up	Comment
0	0	Х	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if ext. pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	Х	Output	No	Output Low (Sink)
1	1	X	Output	No	Output High (Source)



a) What is the purpose of the DDRA register?

DDRA register stores I/O mode of port: 0 = input, 0xFF = output. Additionally, individual pins can be set to I/O by clearing or setting their individual bit, so for example, half a port could be used as input and half as output (eg, DDRA = 0x0F).

b) What is the purpose of PORTAO when DDAO = 1?

PINO on PORTA will be used as output.

C) What is the purpose of PORTAO when DDAO = 0 and PUD = 0?

PINO on PORTA will be used as input. Setting bit PORTA0 will enable pull up resistors on PINO. Clearing the bit mean PINO will be in high impedance mode (Hi-Z). Use pull up resistors when the connection on the pin will sometimes be floating, such as when connected to an open switch.


"When switching between tri-state ( $\{DDxn, PORTxn\} = 0b00$ ) and output high ( $\{DDxn, PORTxn\} = 0b11$ ), an intermediate state with either pull-up enabled ( $\{DDxn, PORTxn\} = 0b01$ ) or output low ( $\{DDxn, PORTxn\} = 0b10$ ) must occur. Normally, the pull-up enabled state is fully acceptable, as a high-impedant environment will not notice the difference between a strong high driver and a pull-up. If this is not the case, the PUD bit in the SFIOR Register can be set to disable all pull-ups in all ports."

d) What is the purpose of the PINA register?

PINA stores values of PORTA pins (which pins are high, which pins are low).

PINA is used to read input from the port if port is set to input mode (DDRA = 0x00).

32. The Keypad on the AVR boards is a set of 16 push buttons. The keypad has four rows and four columns, accessible via the pins RO-R3 and CO-C3. When you push a button on the keypad, it connects the column of the key to the row of the key as follows:



One method to correctly read what keys are being pressed is to:

- 1: Set up the rows so that they read a Logic 1 when none of the buttons on the row is pushed.
- 2: Set one column to Logic 0 and all other columns to Logic 1.
- 3: Read the values of the row pins. If a row reads as Logic 0, you know that the switch at that row and column must be pushed.
- 4: Set a different column to Logic 0 and read the rows.
- 5: Repeat steps 3 and 4 until a switch is found to be pressed or you run out of columns.
- 6: Repeat steps 2-5 again if you want to see whether a different switch is pushed.

Part of your third lab requires you to perform this algorithm. Steps 2-5 should be fairly simple to code, but step 1 is not so obvious. The way to accomplish this is with pull-up resistors. Pull-up resistor ties an input pin to Logic 1 via a resistor. This means that an input pin will still read any value that is input, and will read Logic 1 if disconnected.

To further understand this, look at switch 5 in the above diagram. When none of the switches connected to row 1 are pushed, the circuit (with pull-up shown) looks like this:



If read, the port would read a Logic 1 via the pull-up resistor.

When switch 5 is pushed, the circuit looks like this:



In this case, the port connected to R1 will always read the current value of C1. When C1 is Logic 0 there will

be a voltage drop across the resistor, but this will not affect the value being read. Thus, the pull-up resistor accomplishes the desired task.

a) How do you setup an AVR I/O port so that it has pull-up resistors connected to its input pins? (See question 2 of this tute)

From the lecture notes (week 4, p43):

When the pin is configured as an input pin, the pull-up resistor can be activated/deactivated.

To active pull-up resistor for input pin, PORTxn needs to be written logic one.

So DDRx = 0 and PORTx = FF?

b) Write the code to find a switch that has been pushed by scanning either the columns or rows.

(You have to do this for your lab, anyway)

C) Can you see an electrical problem with this scanning method when two switches on the same row are pushed at the same time (e.g., 5 and 6)? How could you correct this?

ghosting

(Hint: There might be something better you can do than output logic 1s to the columns you are not testing.)

Two shorts are created. The ultimate solution is having a diode on all switches to only allow current to flow to the column outputs at the bottom of the circuit.

//please add more to answer guis

## Extra Qns (by Oliver Tan)

## **Numbers Questions**

1. Which of the following rows have equivalent values:

(a)	-7	000001112	-0x7
(b)	256	0xF	11111111 <sub>2</sub>
(c)	1000000002	256	0xF
(d)	-2	0xFE	111111102
(e)	0x1	256	11111111 <sub>2</sub>

- 2. What is the binary result of 10011100<sub>2</sub> 01111001<sub>2</sub> if it is an eight bit operation.
  - a. D00100010<sub>2</sub>
  - b. 00100011<sub>2</sub>
  - c. 01010010<sub>2</sub>
  - d. 01010011<sub>2</sub>
  - e. 100100011<sub>2</sub>

- 3. Which of the following statements is correct:
  - a. When performing operations on four bit numbers, to store the result, I need at most 8 digits for addition and 8 digits for multiplication.
  - b. When performing operations on four bit numbers, to store the result, I need at most 4 digits for addition and 4 digits for multiplication.
  - c. When performing operations on four bit numbers, to store the result, I need at most 5 digits for addition and 8 digits for multiplication.
  - d. When performing operations on four bit numbers, to store the result, I need at most 4 digits for addition and 8 digits for multiplication.
  - e. When performing operations on four bit numbers, to store the result, I need at most 5 digits for addition and 16 digits for multiplication.
- 4. What is the hexadecimal representation of the result of adding 0x40D00000 and 0x40080000 if these numbers were of the IEEE 754 Single-Precision Floating Point standard:

Start with the hexadecimal values...

40D00000

40080000

Convert to binary and split into floating point formatting...

0 1000 0001 1010 000 0000 0000 0000 0000

0 1000 0000 0001 000 0000 0000 0000 0000

Convert to regular binary value and add

110.1

+ 10.001

-----

1000.101

Convert sum back to floating point formatting...

0 1000 0010 0001 0100 000 0000 0000 0000

Convert to hexadecimal value...

410A0000

- f. 0x41C50000
- q. 0x410A0000
- h. 0x41A50000
- i. 0x42528000
- j. 0x40940000

# **Interrupt Questions**

https://docs.google.com/document/d/1ZFA1ddqZG8lig\_eTLmQa0\_Sd7V7OtoFDdP3aQxODTKs/edit\_

- 1. Which one of these cannot explicitly trigger an interrupt?
  - a. Watchdog Timers
  - b. Board Reset
  - c. Keypad Pressing? (polling keypad instead of interrupts)
  - d. CTRL+C on Ubuntu
  - e. Playing Music?
- 2. Which of the following is NOT on the stack after an interrupt preamble (on the AVR)?
  - a. a copy of the return address
  - b. a copy of the status register(s)

- c. a copy of the conflict registers
- d. variables that are used in the previous function?
- e. none of the above
- 3. What does the interrupt do on the software side to activate the appropriate operations on the AVR board?
  - a. The PC will change directly into the appropriate instruction, which is at a hardcoded location
  - b. The program will automatically lookup "INT\_0\_HANDLER" in the code and the PC will jump to this location
  - c. The PC will jump to the address indicated by the contents of 0x0002
  - d. The PC will jump to the base of the function, which is determined by finding the number of iterations of "reti"
  - e. The PC will jump based on a interrupt vector table

Bit	7	6	5	4	3	2	1	0	
	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	TCCR0
Read/Write	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/counter stopped)
0	0	1	clk <sub>T0S</sub> /(No prescaling)
0	1	0	clk <sub>TOS</sub> /8 (From prescaler)
0	1	1	clk <sub>T0S</sub> /32 (From prescaler)
1	0	0	clk <sub>T0S</sub> /64 (From prescaler)
1	0	1	clk <sub>T0S</sub> /128 (From prescaler)
1	1	0	clk <sub>T0S</sub> /256 (From prescaler)
1	1	1	clk <sub>TOS</sub> /1024 (From prescaler)

- 4. Given the image above, how would I load the temp variable so that when it outputs to TCCR0, the prescaler is set to 8?
  - a. Idi temp, 010
  - b. ori temp, (10 << CS01)
  - c. Idi temp, 8
  - d. Idi temp, (10 << CS00)
  - e. Idi temp, (2 << CS00)

Bit	7	6	5	4	3	2	1	0	
	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	EICRA
Read/Write	R/W	A.S.							
Initial Value	0	0	0	0	0	0	0	0	

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request.
0	1	Reserved
1	0	The falling edge of INTn generates asynchronously an interrupt request.
1	1	The rising edge of INTn generates asynchronously an interrupt request.

- 5. How would you load the "temp" register to, considering the interrupts which may have already been initialised, create an interrupt on the falling edge of INT3 when the temp register is loaded into EICRA?
  - a. Idi temp, (1 << ISC30)

- b. ori temp, (1 << ISC30)
- c. ori temp, (10 << ISC30)
- d. ldi temp, (1 << ISC31)??
- e. ori temp, (1 << ISC31)

### SAMPLE FINAL EXAM 2

http://www.cse.unsw.edu.au/~cs2121/LectureNotes/wk14.pdf

1. Basics Concepts  $(12 \times 3 = 36 \text{ marks})$ 

PART 1 Describe the difference(s) between microprocessors and microcontrollers. What is ATmega64?

A Microprocessor is an integrated circuit which only contains a CPU (such as intel's pentium processors). Microcontrollers have CPU, RAM and other peripherals embedded on a single chip.

ATMega64 is an 8-bit RISC microcontroller made by Atmel. It features 32 8-bit registers, pipelining, 64 I/O registers and is based on the modified Harvard Architecture.

PART 2 Explain the concept of endianness. Which endianness does AVR use? Please give an example.

Endianness describes the order in which bytes are stored in memory. Big Endian refers to the order where the most significant byte is stored in the lowest memory. Little Endian refers to the order where the least significant byte is stored in the lowest memory.

0x123456

Address	Little Endian	Big Endian
1000	56	12
1001	34	34
1002	12	56

AVR uses little endian.

PART 3 Function can be recursive. Can macro be recursive? Why?

No they can't. Macros are pre-processed unlike how recursive functions work during runtime, and would output an error. Limited nested Macros are possible though.

(Not too sure about this)

\_\_\_\_

I think macros can be recursive. Placing labels inside macros seems to work, even when called several times. I think the labels may be assigned on runtime?

See disassembler, where the macro is being called twice:

macro name = "hey"

label = "addAgain"

```
@000000001: addAgain@hey@10
+00000001:
                                      R16
                                                       Incr
              3104
                           CPI
                                      R16,0x14
+000000002:
                                                       Comp
              F3EC
+00000003:
                           BRLT
                                      PC-0x02
                                                       Bran
11:
             ldi r16, 0
+00000004:
                           LDI
                                      R16,0x00
                                                       Load
              E000
@000000005: addAgain@hey@18
```

PART 4 Describe differences between memory-mapped I/O and separate I/O.

Memory mapped i/o means that all io is mapped to the same set of addresses as the rest of memory. Separate io is would be on a different set of addresses. The end result would just be a different instruction would be needed to do io whereas the same can be used as for memory w/ memory mapped io.

AVR supports both memory-mapped I/O and separate (i.e. port-mapped) I/O.

PART 5 In ADC (Analog -> Digital conversion), what is resolution? And what is accuracy? What are the differences between these two terms? Please give an example.

Resolution is the number of output levels produced as a result of quantisation whereas accuracy is the difference between the quantised output with the original xvalue.

// my answer

Resolution - smallest analog value that produces a digital code


Accuracy 1 100% \* (V\_resolution / V\_signal)`010100 = ??

// pls elaborate?

PART 6 What is stack frame? Draw a memory map to show the basic structure of a stack frame. Please list instructions that can access stack in AVR.

Each function call creates a new stack frame on the stack. The stack frame contains a return address, the conflict registers and local variables.

Push and pop can access the stack in AVR.



PART 7 What is watchdog timer? What should be done to set up watchdog timer before to use it?

Watchdog timer is a timer that overflows at regular intervals. The running program detects the overflows of the watchdog timer, and if the timer "skips" an overflow, an error has occurred in the program. Watchdog timer is basically a way to ensure that program is running normally.

Prior to using the watchdog timer, WDE and WDCE bits in the WDTCSR must be set.

PART 8 What is aliasing in ADC? How to avoid aliasing?

An undersampled signal, when converted back to into a continuous time signal, will exhibit 'aliasing'. Aliasing refers to unwanted components being present in a reconstructed signal.

To avoid aliasing, sample at frequency F, where F is greater than or equal to the Nyquist rate (the Nyquist rate refers to sampling at twice the maximum frequency of the original signal). We know we need to sample at >= double frequency because of the Nyquist-Shannon sampling theorem. <- biggest bullshit ive read in a while. why tf do we need to know this lel...5kek55

```
OR fmax = 1 / (2 * convertion_time).
```

PART 9 What does USART stand for? In asynchronous serial communication, how is receiver clock is synchronized to a transmission operation of the transmitter?

Universal **Synchronous** Asynchronous Receiver Transmitter. In the frame, when logic one changes to logic zero, (mark goes down to space), the receiver detects the start bit, and is synchronised to the transmitter, from here it knows to start clocking in serial bits.

PART 10 What is interrupt vector table? How many interrupts are available in Atmega64? The following is the part of interrupt vector table in an AVR program. Is this part of vector table correctly set? Why? P

```
; interrupt vector table
.org 0x0000
rjmp RESET
rjmp INT0
rjmp INT1
```

-- Assuming that we're using a 2560, the ORDERING of the interrupts is correct: (INT2 directly follows INT1 which directly follows RESET). However, the rjmp instruction is only 1 word, which means what theyve written above is the equivalent of:

```
.org RESET
rjmp RESET
rjmp INT0
.org INT0addr
```

rjmp INT1

Solutions: Replace rjmp with jmp (two words) OR nop after each rjmp OR use .org for each case.

An interrupt vector table consists of interrupt vectors. Each vector is the memory location of an interrupt handler, which is associated with an interrupt request.

Each interrupt vector is 4 bytes (i.e. 2 words) and typically contains a jmp to a subroutine to handle the interrupt because you cannot fit many instructions in 4 bytes. The RESET interrupt vector is located at address 0x0000 which means this ISR is the code executed upon a reset (as the program counter is set to 0, also pressing the reset button triggers an interrupt).

```
Fix it we add tags
.org 0x0
jmp RESET
.org INT0addr
jmp INT0
.org INT1addr
rjmp INT1
```

There are 8 interrupts available.

PART 11 There is no software interrupt available in AVR. How can you implement a software interrupt in AVR?

From the page, it looks like the best way to do it is to pull int2 or something high LOW/EDGE TRIGGED (no such thing as level high interrupts in AVR), causing the interrupt. It was also suggested to reset the interrupt register and jump to the interrupt function.

From my notes in the last lecture, Sri said, connect port to the interrupt pin and then output to the port. Not sure if this was exactly what he said though.

I would say (as per datasheet) - Activity in the EICRA or EICRB pins will trigger an interrupt request, even if the pin is set to output. This provides a simple way of generating a software interrupt.

PART 12 The keypad is a typical input device in microcontroller application. Write a high level description (algorithm) that specifies how the input data from keypad is obtained by the microcontroller.

```
For each column from left to right
       For each row from top to bottom
              For each key being pressed
              //For each key being scanned [I think it should be this, same as lecture notes]]
                     if key is pressed
                            display
                            wait
                     endif
              endwhile
       endwhile
repeat scanning process
// An alternative solution...? idk. lol
while (universe still exists) \{ // \text{ Worst case } O(\infty) \}
       for (each column) {
              for (each row) {
                     if (key is not pressed) continue;
                     wait 20ms; // wait for stability
```

## 2. Miscellaneous Questions (31 marks)

PART 2 Consider the content of the AVR program memory in hex format as shown below.

(a) What sequence of 4 ASCII characters does the content correspond to?

```
0x3C = < , 0x4E = N , 0x53 = S , 0x5A = Z - all of them?
```

(b) What 2-byte signed integer values in base 10 does the content correspond to?

0x3C4E = 15438 (same if unsigned)

[isn't program memory little endian - so 0x4E3C = 20028? if address is increasing left to right]  $\leftarrow$  that's what i thought too

0x535A = 21338 (same if unsigned)

(c) What 2-byte unsigned integer values in base 10 does the content correspond to? (6 marks)



```
0x3C4E = 15438_{10}
```

 $0x535A = 21338_{10}$ 

PART 3 Consider the following AVR assembly code:

#### .MACRO delay

loop: subi @0, 1 sbci @1, 0 nop nop nop

brne loop; taken branch takes two cycles.

#### .ENDMACRO


All instructions in the program are 2 bytes long. What is the size of the code in bytes? How many parameters does the macro have? What is the range of values of each parameter? The code can generate a delay. What is the range of the delay? Assume the processor frequency is 8 Mhz. (7 marks)

14 bytes.

7\*2 = 14 bytes. Macro has 2 parameters. Byte ranges from 0 to 255, word (@1, @0) ranges from 0 to 65535.

1 microsecond to 65536 microseconds // This is 8 cycles

PART 4 Consider two single precision floating point numbers x and y in IEEE 754 format, where x = 50240000 and y = 0x40080000. The IEEE 754 format is given as follows:



What is the decimal value of x+y? Please show your work. (4 marks)

PS: Sri Said in the revision lecture thingy not to account for precision loss. In any case, STATE YO ASSUMPTIONS.

0x50240000

0 101 0000 0 010 0100 0..0

sign: positive

exp: 160, so 160-127 = 33. so our num is \_\_\_ \* 2^33

mantissa:(implied 1) +0.25+0.03125 = 1.28125

so 1.28125 \* 2^33 = 11005853696

0x40080000

0 100 0000 0 000 1000 0...0

sign: positive

exp: 128, so 128-127 = 1. so our num is \_\_ \* 2^1

mantissa: (implied 1) + 0.0625 = 1.0625

so 1.0625 \* 2<sup>1</sup> = 2.125

11005853696 + 2.125 = 11005853698.125

//this one sucks without a calculator - please add any other methods/tips/etc

I think i found a shortcut:

Continuing from above

0x50240000 -> 1.28125

0x40080000 -> 1.0625

1.0625 \* 2^1 < 1.28125 \* 2^33

We have to shift the 1.0625 by  $2^32$  times to get the same value exponents. BUT 32 > 23 bits (mantissa) so  $1.0625 * 2 -> 0.000 * 2 ^ 33$  (the result stored in the 23 bits will be 0) so we can add the values:

 $0.00 * 2^3 + 1.28125 * 2^3 = 1.28125 * 2^3$ 

Indeed if you plug the above tedius answer 11005853698.125 into a converter

http://www.h-schmidt.net/FloatConverter/IEEE754.html

you get the same mantissa 1.28125 (also 11005853698.125/2<sup>33</sup> = 1.28125)

PS. I'm not very good at explaining, I got this trick from here: https://www.youtube.com/watch?v=DuOwT2hZOiw

Maybe someone can watch it and try to make it clearer?

Here's my idea for smoothing things out with dealing with x.

I personally find it easier to go from:

```
1.01001, * (2^33)
```

Then doing a bit more pre-processing by multiplying it by a few multiples of 2 to get:

101001, \* (2^28)

Which is:X

41,0\*(2^28)

And should be easier to deal with by hand than decimal places.

PART 5 How many bits do you need to represent a~z 26 letters and 0~9 ten digits? Can you encode them with the 4x4 keypad? If no, why? If yes, how? (5 marks).

We will need to be able to represent 26+10=36 letters/digits. Lowest power of 2 is 64, so we will need a minimum of 6 bits to uniquely represent each letter and number.

umm... help! can we encode them withId a 4x4 keypad?

There are 36 symbols we need to encode.

Suppose each symbol was encoded by pressing two keys on the keypad

=> 16 choose 2 unique choices = 15\*16/2 = 120 > 36. So yes we can encode it on a keypad (given that ghosting is not an issue), though it wouldn't be intuitive at all.

3. AVR Assembly Programming and Design (33 marks)

PART 1 Write an AVR assembly program to find the max value of an integer array, A. Your program must satisfy the following requirements.

- 1) Each element is a 2-byte signed integer.
- 2) Array A is stored contiguously in the FLASH.
- 3) Your program must define and use at least one MACRO.
- 4) The array length is 10. (7 marks)

//tested on avr studio after i finished this question with the two arrays i listed

//not sure if it works so well with signed numbers though, pls double check

.include "m2560def.inc"

.cseg

A: .dw 2000, 1, -200, 3, 0, 7777, 2, 4, 5, 6, 7

```
.macro StoreStuffYo
mov @0, @2
mov @1, @3
.endmacro
setup:
               //low byte of largest number
clr r16
               //high byte of largest number
clr r17
clr r20
               //counter
clr r18
               //low temp
clr r19
               //high temp
Idi zh, high(A<<1)
Idi zl, low(A<<1)
//this dummy section was needed to initialise r16, r17, i was lazy so did it the easy way I0I
lpm r18, z+
lpm r19, z+
StoreStuffYo r16, r17, r18, r19
Idi zh, high(A<<1)
Idi zl, low(A << 1)
loop:
lpm r18, z+
lpm r19, z+
cp r18, r16
                      //compare temp variable with our actual return result
cpc r19, r17
brlt incCounter//if our temp variable is smaller, no point storing right?? so we continue
store:
                      //this is where we move our temp variable into our return result
StoreStuffYo r16, r17, r18, r19
incCounter:
inc r20
cpi r20, 10
brne loop
end: rjmp end
                      //rjmp is 2 cycles
```

PART 2 An array of ten 2-byte integers are stored in the AVR program memory. Write a program to convert the array to different endianness format and store it back to the data memory. 5 Your program must satisfy the following requirements:

1. Your program must use at least one function.

//A: .dw -500, -2, -50, -4, -10, -300, -7, -8, -9, -11

- 2. All local variables and parameters must be stored in the stack space.
- 3. You must describe the stack frame structures for the function used in your program. (8 marks)

PART 3 Consider to design an embedded system to control the speed of a DC motor. The operating specification of the system is given below:

The speed of the motor is input from the keypad

- i. Assume that the motor is driven by a PWM signal. And there is a formula to determine the duty cycle for different motor speed when the motor spins without any extra load.
  - 1. The motor is started by an external push button operation
  - 2. The speed deviation must be controlled within a specified limit.
  - 3. If the speed deviation exceeds the limit, the LED bar is set to ON within 1 second to alarm the user

and at the same time the motor is stopped.

Your design should include:

- 1. definition of all tasks in your system.
- 2. task scheduling diagram that specifies the execution timing frame for each task
- 3. interrupt design that includes what kind of interrupts you are going to use and the purpose for using each of the interrupts
- 4. a code template that includes interrupt handling subroutines

Note, the code template does not have to be complete. You can use comment lines for sections of code that involve detail setting information and can be inserted later. Examples are given below.

```
; insert code here to set up timer0 for 1 second timer out u there?
```

; insert code here to enable timer0 overflow interrupt

(18 marks)

Pls no, dun do dis :(

We dont have to code i dont think~~~

Just have to pick out errors and know the thoery no?

Plz....

Hit up the pseudocode lol