



Task 2 – Group 28

Yousif Hazim Nazar

2001741


Digital Logic Circuit Simplification

This Project evaluates Boolean expressions to check the equivalence and satisfiability of **two logical circuit expressions**. It generates a **truth table for all possible input combinations of three variables AAA, BBB, and CCC**, and uses logical operations (AND, OR, NOT) to evaluate the expressions.

The program **compares the outputs of an original and a simplified Boolean expression to check if they are equivalent**. If the **expressions are not satisfiable** (i.e., they do not yield the same result for any input combination), the program **modifies the simplified expression by switching an AND gate to an OR gate or vice versa, and rechecks its satisfiability**.

Analytical Work Done

Task 2



$$[(A \vee \sim C) \wedge (B \vee \sim C)] \wedge [(C \vee B) \wedge (C \vee A)]$$

$$[(A \wedge B) \vee \sim C] \wedge [C \vee (A \wedge B)]$$

using distributive Property

$$[(A \wedge B) \wedge C] \vee [(A \wedge B) \wedge (A \wedge B)] \vee$$

$$[\sim C \wedge C] \vee [\sim C \wedge (A \wedge B)]$$

simplifies:

$$(A \wedge B) \wedge C \vee (A \wedge B) \vee (\sim C \wedge (A \wedge B))$$

$$(A \wedge B) \wedge (C \vee \sim C) \vee (A \wedge B)$$

$$(A \wedge B) \vee (A \wedge B)$$

$$A \wedge B \quad \#$$

Output of the code

```
Enter the Original circuit expression (e.g. ((A|!C)&(B|!C)]&[(C|B)&(C|A))): ((A|!C)&(B|!C)]&[(C|B)&(C|A))
Enter the Simplified circuit expression (e.g. A&B): A&B

Printing truth tables for both expressions:
Original Expression:
Truth Table for Original Expression:
0 0 0 : 0
0 0 1 : 0
0 1 0 : 0
0 1 1 : 0
1 0 0 : 0
1 0 1 : 0
1 1 0 : 1
1 1 1 : 1

Simplified Expression:
Truth Table for Simplified Expression:
0 0 0 : 0
0 0 1 : 0
0 1 0 : 0
0 1 1 : 0
1 0 0 : 0
1 0 1 : 0
1 1 0 : 1
1 1 1 : 1
Expressions are equivalent.

Satisfiable input combinations (A B C):
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Expressions are satisfiable.
```

Check on paper the Output of the code

Truth Table For original

A	B	C	
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Truth Table For Simplified

A	B	C	
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

So it is Equivalent.

Test another Expression (unsatisfiable)

The original : $((!(A|!B)) \& (A \& B)) \& C$

The simplified : $A | !A$

```
Enter the Original circuit expression (e.g. ((A|!C)&(B|!C)]&[(C|B)&(C|A))): (((!(A|!B)) & (A & B)) & C)
Enter the Simplified circuit expression (e.g. A&B): A | !A

Printing truth tables for both expressions:
Original Expression:
Truth Table for Original Expression:
0 0 0 : 0
0 0 1 : 0
0 1 0 : 0
0 1 1 : 0
1 0 0 : 0
1 0 1 : 0
1 1 0 : 0
1 1 1 : 0

Simplified Expression:
Truth Table for Simplified Expression:
0 0 0 : 1
0 0 1 : 1
0 1 0 : 1
0 1 1 : 1
1 0 0 : 1
1 0 1 : 1
1 1 0 : 1
1 1 1 : 1

Expressions are not equivalent.

Satisfiable input combinations (A B C):
No satisfiable input combinations found.
Expressions are not satisfiable. Modifying the circuit...
Modified expression: A & !A
```

It Modified the Expression and change one gate (Or to And) : $A \& !A$

Printing truth tables for both expressions:

Original Expression:

Truth Table for Original Expression:

0	0	0	:	0
0	0	1	:	0
0	1	0	:	0
0	1	1	:	0
1	0	0	:	0
1	0	1	:	0
1	1	0	:	0
1	1	1	:	0

Simplified Expression:

Truth Table for Simplified Expression:

0	0	0	:	0
0	0	1	:	0
0	1	0	:	0
0	1	1	:	0
1	0	0	:	0
1	0	1	:	0
1	1	0	:	0
1	1	1	:	0

Expressions are equivalent.

Satisfiable input combinations (A B C):

0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Expressions are now satisfiable after modification.