


Lab05 Code Review


Finite state machine

Idle state




Control signal: in1, in2


```
always comb begin
  if(in_valid_1) in1_temp = in_valid_1;
 else if(next_state == S_handshake && cur_state == S_master1)
   in1\_temp = 1'b0;
 else in1_temp = in1;
end
always_ff @(posedge clk or negedge rst_n) begin
 if(~rst_n) begin
   in1 <= 0;
 end else begin
   in1 <= in1_temp;</pre>
 end
end
always_comb begin
 if(in_valid_2) in2_temp = in_valid_2;
 else if(next_state == S_handshake && cur_state == S_master2)
   in2 temp = 1'b0;
 else in2 temp = in2;
end
always_ff @(posedge clk or negedge rst_n) begin
 if(~rst_n) begin
   in2 <= 0;
 end else begin
   in2 <= in2_temp;</pre>
 end
end
```



Master1 state



Handshake state



Reference code: overall FSM

```
always comb begin
 case(cur state)
   S idle :
      if(in2==1) next_state = S_master2;
      else if(in1 == 1) next state = S master1;
      else next_state = cur_state;
   S master1 :
      if(!data1[6]) begin
        if(valid slave1 && ready slave1)
          next state = S handshake;
        else
          next_state = cur_state;
      end
      else begin
        if(valid_slave2 && ready_slave2)
          next_state = S_handshake;
        else
          next_state = cur_state;
      end
```

```
S master2:
      if(!data2[6]) begin
        if(valid_slave1 && ready_slave1)
          next state = S handshake;
        else
          next_state = cur_state;
      end
      else begin
        if(valid slave2 && ready slave2)
          next_state = S_handshake;
       else
          next_state = cur_state;
    S handshake:
      if(in2) next state = S master2;
      else if(in1) next_state = S_master1;
      else next_state = cur_state;
   default:
      next_state = cur_state;
  enacase
end
```

end

Reference code

What we have to do in S master1&2

```
S master2
                                        if(data2[6]==0): valid slave1 && ready slave1== 1
       in2 = 1
                                        else: valid slave2 && ready slave2== 1
                                ln2 = 1
S IDLE
                                             S handshake
                                in2 = 0
                                in1 = 1
       in2 = 0
                                        if(data1[6]==0): valid slave1 && ready slave1== 1
       in1 = 1
                      S master1
                                        else: valid slave2 && ready slave2== 1
   S master1 and S master2:
      Set valid slave
      Set value out and addr out
  always_ff @(posedge clk or negedge rst_n) begin
    if(~rst n) begin
      valid slave1 <= 0;</pre>
    end else begin
      valid_slave1 <= valid_slave1 temp;</pre>
    end
  end
  always_comb begin
    if((cur_state==S_master1 ) && !data1[6]) begin
      valid_slave1_temp = 'b1;
    end
    else if((cur_state==S_master2 ) && !data2[6]) begin
       valid_slave1_temp = 'b1;
    end
    else begin
       valid slave1 temp = 'b0;
    end
```

```
always_ff @(posedge clk or negedge rst_n) begin
    if(~rst_n) begin
      addr_out <= 0;
    end else begin
      addr_out <= addr_out_temp;</pre>
    end
  end
  always comb begin
    if(cur state==S master1) begin
      addr_out_temp = data1[5:3];
    end
    else if(cur_state==S_master2) begin
      addr out temp = data2[5:3];
    end
    else begin
      addr out temp = 'b0;
    end
  end
always_ff @(posedge clk or negedge rst_n) begin
 if(~rst_n) begin
   value out <= 0;</pre>
 end else begin
   value_out <= value_out_temp;</pre>
  end
end
always_comb begin
  if(cur state==S master1) begin
    value out temp = data1[2:0];
  end
  else if(cur state==S master2) begin
    value out temp = data2[2:0];
  end
  else begin
   value out temp = 'b0;
  end
end
```

What we have to do in S_handshake

```
always_ff @(posedge clk or negedge rst_n) begin
 if(~rst_n) begin
   handshake_slave1 <= 0;
 end else begin
   handshake_slave1 <= handshake_slave1_temp;</pre>
                                            Handshake signal only pull high at
 end
                                            the first cycle of S handshake
end
always_comb begin
 handshake_slave1_temp = 'b1;
 end
 else if (next_state == S_handshake && cur_state == S_master2 && !data2[6] )begin
   handshake_slave1_temp = 'b1;
 end
 else begin
   handshake_slave1_temp = 'b0;
 end
end
```

Recommended coding style

```
2'b01: begin
        in2_comb = in2_seq;
        data_2_comb = data_2_seq;
        if(!data 1 seq[6]) begin
            state_comb = ((valid_slave1) && (ready_slave1)) ? 3 : 1;
            handshake1_comb = ((valid_slave1) && (ready_slave1)) ? 1 : 0;
            handshake2_comb = handshake_slave2;
            valid slave1 comb = 1;
            valid_slave2_comb = valid_slave2;
            addr comb
                              = data 1 seq[5:3];
                              = data_1_seq[2:0];
            value_comb
            in1 comb
                              = ((valid_slave1) && (ready_slave1)) ? 0 : 1;
            data 1 comb
                              = ((valid_slave1) && (ready_slave1)) ? 0 : data_1_seq;
```

Put all signals along with FSM in one always block

- ⇒ Not recommended!
- Hard to debug when facing multiple driven issue
- Need to write same statements several times to avoid latch

Recommended coding style

```
always_comb begin
  if(in_valid_1) in1_temp = in_valid_1;
  else if(next_state == S_handshake && cur_state == S_master1)
    in1_temp = 1'b0;
  else in1_temp = in1;
end
always_ff @(posedge clk or negedge rst_n) begin
  if(~rst_n) begin
    in1 <= 0;
  end else begin
    in1 <= in1_temp;</pre>
  end
end
always comb begin
 if(in_valid_1) data1_slave_temp = data_in_1[6];
 else data1_slave_temp = data1_slave;
end
always_ff @(posedge clk or negedge rst_n) begin
  if(~rst n) begin
    data1 slave <= 0;
  end else begin
    data1_slave <= data1_slave_temp;</pre>
 end
end
```

```
always_ff @(posedge clk or negedge rst_n) begin
  if(~rst_n) begin
  | valid_slave1 <= 0;
  end else begin
  | valid_slave1 <= valid_slave1_temp;
  end
end
always_comb begin
  if((cur_state==S_master1 ) && !data1[6]) begin
  | valid_slave1_temp = 'b1;
  end
  else if((cur_state==S_master2 ) && !data2[6]) begin
  | valid_slave1_temp = 'b1;
  end
  else begin
  | valid_slave1_temp = 'b0;
  end
end</pre>
```

Put only one signal in one always block

Or


Separate the signals according to in which state they are going to change

 \Rightarrow Recommended!

Think one always block as a circuit with one output.

VLSI Signal Processing Lab.

Frequently Asked Problem



Frequently Asked Problem

