Lab Report 4 D-Latch, Flip Flops, 8-bit Register ECE 238L

Kenneth Cox

April 9, 2021

Date Performed: April 9, 2021 Instructor: Professor Hamke

1 Items

D-Latch

Flip Flop

8-Bit Register

2 Feedback

The biggest problem I had was introducing my board into this lab. I have the BASYS 3, so the pins were different. Also, I wasnt able to readily identify which project part I needed, it was xc7a35tcpg236-1. Another obstucle I had to overcome was the abilty to set the clock to my SW0 pin/ override the default clock.

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
) -- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
 --use IEEE.NUMERIC STD.ALL;
 -- Uncomment the following library declaration if instantiating
 -- any Xilinx leaf cells in this code.
 --library UNISIM;
) --use UNISIM.VComponents.all;
entity DLatch is
    Port ( D : in std_logic_vector (7 downto 0);
           CLK : in STD LOGIC;
           Q : out STD LOGIC VECTOR (7 downto 0));
end DLatch;
architecture Behavioral of DLatch is
 begin
state: process(D, CLK)
   begin
  if CLK = '1' then
      Q <= D;
  end if;
end process;
) end Behavioral;
```

Figure 1: D-Latch Source

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
 --use IEEE.NUMERIC_STD.ALL;
 -- Uncomment the following library declaration if instantiating
 -- any Xilinx leaf cells in this code.
  --library UNISIM;
--use UNISIM.VComponents.all;

    entity dLatch_bench is

 -- Port ();
end dLatch_bench;
architecture Bench of dLatch_bench is
component DLatch
  port(D, CLK: in std_logic;
       Q: out std_logic);
end component;
 signal D_tb, clk_tb, Q_tb : std_logic;
 constant clk_100MHZ_Period : time := 10ns;
  uut: Dlatch port map(D_tb, clk_tb, Q_tb);
⇒ clk_process: process
   begin
     clk_tb <= '0'; wait for clk_100MHZ_Period/2;
     clk_tb <= 'l'; wait for clk_100MHZ_Period/2;
end process;
stimulus: process
   begin
     D_tb <= '1'; wait for 7 ns;
     D_tb <= '0'; wait for 7 ns;
end process;
```

Figure 2: D-Latch Test Bench




Figure 3: D-Latch Schematic



Figure 4: D-Latch Wavefrom

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
) -- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
 --use IEEE.NUMERIC STD.ALL;
 -- Uncomment the following library declaration if instantiating
  -- any Xilinx leaf cells in this code.
 --library UNISIM;
) --use UNISIM.VComponents.all;
entity DFFSingleBit is
     Port ( D, CLK : in STD_LOGIC;
            Q : out STD LOGIC);
end DFFSingleBit;
) architecture Behavioral of DFFSingleBit is
 begin
) state: process(CLK)
   begin
     if rising edge(CLK) then
  Q <= D;
    end if;
  end process;
end Behavioral;
```

Figure 5: Flip Flop Source

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity DFlipFlop_TB is
-- Port ();
end DFlipFlop TB;
architecture Bench of DFlipFlop_TB is
 component DFFSingleBit
    port( D, CLK : in std logic;
          Q: out std logic);
 end component;
signal D tb, CLK tb, Q tb : std logic;
constant CLK_100MHZ_Period : time := 10ns;
begin
uut: DFFSingleBit port map( D_tb, CLK_tb, Q_tb);
CLK process : process
begin
  CLK tb <= '0'; wait for CLK 100MHZ Period/2;
  CLK tb <= '1'; wait for CLK 100MHZ Period/2;
 end process;
stimulus: process
begin
  D tb <= '1'; wait for 7 ns;
  D_tb <= '0'; wait for 7 ns;
 end process;
end Bench;
```

Figure 6: Flip Flop Test bench




Figure 7: Flip Flop Schematic




Figure 8: Flip Flop Waveform

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity DFlipFlop is
    Port ( D : in STD_LOGIC_VECTOR (7 downto 0);
           CLK : in STD LOGIC;
           Q : out STD_LOGIC_VECTOR (7 downto 0));
end DFlipFlop;
architecture Behavioral of DFlipFlop is
begin
state: process(CLK)
begin
  if rising_edge(CLK) then
   Q(0) \le D(0);
    Q(1) \le D(1);
    Q(2) \le D(2);
    Q(3) \le D(3);
    Q(4) \le D(4);
    Q(5) \le D(5);
    Q(6) \le D(6);
    Q(7) \le D(7);
  end if;
end process;
end Behavioral;
```

Figure 9: 8-Bit Register Source

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all
entity D_FlipFlop_TB is
  -- Port()
end D FlipFlop TB;
architecture bench of D_FlipFlop_TB is
  component DFlipFlop is
      Port ( D : in STD LOGIC VECTOR ( 7 downto 0);
             CLK : in STD LOGIC;
             Q : out STD LOGIC VECTOR (7 downto 0));
 end component;
signal D_tb, Q_tb : std_logic_vector (7 downto 0);
signal CLK tb : std logic;
constant clk 100MHZ PERIOD : time := 10ns;
begin
uut: DFlipFlop port map( D_tb, CLK_tb, Q_tb);
CLK_process : process
 begin
    clk tb <= '0'; wait for clk 100MHZ PERIOD / 2;
    clk tb <= '1'; wait for clk 100MHZ PERIOD / 2;
 end process;
stimulus: process
 begin
    D_tb <= "00000000";
    for i in 0 to 511 loop
     wait for 3 ns;
      D_tb <= std logic vector(unsigned(D_tb)+1);</pre>
     wait for 3 ns;
    end loop;
end process;
                                9
end bench;
```

Figure 10: 8-Bit Register Test Bench




Figure 11: 8-Bit Register Schematic

```
pet property IOSTANDARD LVCMOSS3 [get_ports [0[1]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[1]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[2]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[4]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[4]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[4]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[6]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[6]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[6]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[1]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[1]]]
set_property IOSTANDARD LVCMOSS3 [get_ports [0[6]]]
set_property PORCAGE_PIN V17 [get_ports [0[6]]]
set_property PORCAGE_PIN V17 [get_ports [0[6]]]
set_property PORCAGE_PIN V18 [get_ports [0[6]]]
set_property PORCAGE_PIN V19 [get_ports [0[6]]]
set_property PORCAGE_PIN V19 [get_ports [0[6]]]
set_property PORCAGE_PIN V19 [get_ports [0[6]]]]
set_property PORCAGE_PIN V19 [get_por
```

Figure 12: 8-Bit Register Constraints




Figure 13: 8-Bit Register Wavefrom