Lab Report 2 Half, Full and 4 Bit Adders ECE 238L

Kenneth Cox

March 5, 2021

Date Performed: Feb 18, 2021 Instructor: Professor Hamke

1 Items

Half Adder

Full Adder

4 Bit Adder

2 Feedback

The VHDL Videos in the lab assignments folder really helped me refactor this code. It was probably the most useful resource on VHDL I have come across

```
21
22 | library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
24
25 🖨
26 - entity halfadd is
Port (a,b : in STD_LOGIC;
             sum, cout : out STD_LOGIC);
29 🖨 end halfadd;
31 - architecture Behavioral of halfadd is
32 🖨
33 ¦ begin
34
35 sum <= (A and not(B)) or (not(A) and B);
36 | cout <= A and B;
37
38
39 end Behavioral;
```

Figure 1: source

```
    entity lab2_tb is

end lab2_tb;
architecture bench of lab2_tb is
component halfadd
    Port (a,b: in std logic;
          sum, cout : out std logic);
end component;
  signal a_tb, b_tb: std logic;
  signal cout_tb, sum_tb : std logic;
  begin
  uut:halfadd port map( a => a tb,
                       b => b_tb,
                       sum => sum_tb,
                       cout => cout tb);
  stimulus: process
   begin
     A_tb <='0'; B_tb <= '0'; wait for 100 ns;
     A_tb <='0'; B_tb <= '1'; wait for 100 ns;
     A_tb <='1'; B_tb <= '0'; wait for 100 ns;
     A tb <='1'; B tb <= '1'; wait for 100 ns;
     wait;
  end process;
  end bench;
```

Figure 2: test bench




Figure 3: Schematic

Cell Properties

cout_OBUF_inst_i_1

11	10	O=I0 & I1	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

Figure 4: Truth Table




Figure 5: Truth Table cont.




Figure 6: Truth Table

```
9 🗀 -----
0
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 🖯 entity fulladder is
5 Port ( A : in STD_LOGIC;
6   B : in STD_LOGIC;
7 Cin : in STD LOGIC;
8    sum : out STD_LOGIC;
9    Cout : out STD_LOGIC);
0 end fulladder;
1
2 🖨 architecture behavioral of fulladder is
3
4 begin
5
6 sum <= A XOR B XOR Cin ;
7 Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B);
8
9 \(\hat{\rightarrow}\) end behavioral;
0
```

Figure 7: source

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
 --use IEEE.NUMERIC STD.ALL;
 -- Uncomment the following library declaration if instantiating
 -- any Xilinx leaf cells in this code.
  --library UNISIM;
--use UNISIM.VComponents.all;
entity bench is
 -- Port ();
end bench:
architecture testbench of bench is
component fulladder
   port ( a, b, cin : in std logic;
         sum, cout : out std logic);
end component;
 signal a_tb, b_tb, cin_tb : std logic;
 signal sum tb, cout tb : std logic;
 begin
uut:fulladder port map( a => a_tb,
                           b => b_tb,
                           cin => cin_tb,
                           sum => sum_tb,
                           cout => cout tb);
3 stimulus: process
   begin
     A_tb <='0'; B_tb <= '0'; Cin_tb <= '0'; wait for 100 ns;
     A_tb <='0'; B_tb <= '0'; Cin_tb <= '1'; wait for 100 ns;
     A_tb <='0'; B_tb <= '1'; Cin_tb <= '0'; wait for 100 ns;
     A_tb <='0'; B_tb <= '1'; Cin_tb <= '1'; wait for 100 ns;
     A_tb <='1'; B_tb <= '0'; Cin_tb <= '0'; wait for 100 ns;
     A_tb <='1'; B_tb <= '0'; Cin_tb <= '1'; wait for 100 ns;
     A_tb <='1'; B_tb <= '1'; Cin_tb <= '0'; wait for 100 ns;
     A_tb <='1'; B_tb <= '1'; Cin_tb <= '1'; wait for 100 ns;
     wait;
   end process;
end testbench;
```

Figure 8: test bench




Figure 9: Schematic




Figure 10: Truth Table




Figure 11: Truth Table cont.




Figure 12: Truth Table

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
entity fourbitadder is
 Port ( a : in STD_LOGIC_VECTOR (3 downto 0);
        b : in STD_LOGIC_VECTOR (3 downto 0);
  cin : in STD_LOGIC;
        sum : out STD_LOGIC_VECTOR (3 downto 0);
        cout : out STD_LOGIC);
 end fourbitadder;
architecture Behavioral of fourbitadder is
component fulladder
 Port ( a : in STD_LOGIC;
       b : in STD_LOGIC;
       cin : in STD LOGIC;
        sum : out STD_LOGIC;
        cout : out STD LOGIC);
end component;
 signal carryl, carry2, carry3: STD_LOGIC;
 begin
 fa0: fulladder port map( a(0), b(0), cin, sum(0), carryl);
 fal: fulladder port map( a(1), b(1), carryl, sum(1), carry2);
 fa2: fulladder port map( a(2), b(2), carry2, sum(2), carry3);
 fa3: fulladder port map( a(3), b(3), carry3, sum(3), Cout);
end Behavioral;
```

Figure 13: source

```
LIBRARY ieee;
    USE ieee.std logic 1164.ALL;
3
4 - ENTITY Tb_4_Adder IS
5 @ END Tb_4_Adder;
7 - ARCHITECTURE behavior OF Tb_4_Adder IS
10 🖯 COMPONENT fourbitadder
11 PORT (
12 a : IN std_logic_vector(3 downto 0);
13 b : IN std_logic_vector(3 downto 0);
   Cin : IN std_logic;
   sum : OUT std_logic_vector(3 downto 0);
16 | Cout : OUT std logic
17 );
18 @ END COMPONENT;
19
20 signal a : std logic vector(3 downto 0) := (others => '0');
21
    signal b : std logic vector(3 downto 0) := (others => '0');
22
     signal Cin : std logic := '0';
23
24
    signal sum : std_logic_vector(3 downto 0);
25 !
     signal Cout : std logic;
26
27
     BEGIN
28
29 - uut: fourbitadder PORT MAP (
30 | A => A,
   B => B,
31
32 | Cin => Cin,
33 | sum => sum,
34 @ Cout => Cout);
35
36 - stim proc: process
     begin
        a <= "0110"; b <= "1100"; wait for 100 ns;
38
39
        a <= "1111"; b <= "1100"; wait for 100 ns;
40
        a <= "0110"; b <= "0111"; wait for 100 ns;
        a <= "0110"; b <= "1110"; wait for 100 ns;
41
         a <= "1111"; b <= "1111"; wait for 100 ns;
42
43
44
      wait;
45
46 end process;
47
48 ( END;
49
```

12




Figure 15: Schematic

Cell Properties					
.	cout_(OBUF	_inst	<u>_i_1</u>	
14	13	12	11	10	O=10 & 11 & 13 + 111 & 13 & 14 + 11 & 12 & 13 + 10 & 11 & 113 & 14 + 10 & 12 & 13 + 10 & 12 & 13 + 11 & 12 & 113 & 14 + 11 & 12 & 13 & 14 + 11 & 13 & 14 & 14 & 14 & 14 & 14 & 14 &
0	0	0	0	0	0
0	0	0	0	1	0
0	0	0	1	0	0
0	0	0	1	1	0
0	0	1	0	0	0
0	0	1	0	1	0
0	0	1	1	0	0
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	0	1	0
0	1	0	1	0	0
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	1
1	0	1	0	0	0
1	0	1	0	1	1
1	0	1	1	0	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	0	0	1	1
1	1	0	1	0	1
1	1	0	1	1	1
1	1	1	0	0	1
1	1	1	0	1	1
1	1	1	1	0	1
1	1	1	1	1	1

Figure 16: Truth Table



Figure 17: Truth Table cont.




Figure 18: Truth Table




Figure 19: Truth Table cont.




Figure 20: Truth Table




Figure 21: Truth Table



Figure 22: Truth Table