

## ISA

Instruction	ALU Opcode	Type	Operation
add \$rd, \$rs, \$rt	00000 (00000)	R	\$rd = \$rs + \$rt \$rstatus = 1 if overflow
addi \$rd, \$rs, N	00101	I	\$rd = \$rs + N \$rstatus = 2 if overflow
sub \$rd, \$rs, \$rt	00000 (00001)	R	\$rd = \$rs - \$rt \$rstatus = 3 if overflow
and \$rd, \$rs, \$rt	00000 (00010)	R	\$rd = \$rs & \$rt
or \$rd, \$rs, \$rt	00000 (00011)	R	\$rd = \$rs   \$rt
sll \$rd, \$rs, shamt	00000 (00100)	R	\$rd = \$rs << shamt
sra \$rd, \$rs, shamt	00000 (00101)	R	\$rd = \$rs >>> shamt
sw \$rd, N(\$rs)	00111	I	MEM[\$rs + N] = \$rd
lw \$rd, N(\$rs)	01000	I	\$rd = MEM[\$rs + N]
j T	00001	JI	PC = T
bne \$rd, \$rs, N	00010	I	if (\$rd != \$rs) PC = PC + 1 + N
jal T	00011	JI	\$r31 = PC + 1, PC = T
jr \$rd	00100	JII	PC = \$rd
blt \$rd, \$rs, N	00110	I	if (\$rd < \$rs) PC = PC + 1 + N
bex T	10110	JI	if (\$rstatus != 0) PC = T
setx T	10101	JI	\$rstatus = T
custom_r \$rd, \$rs, \$rt	00000 (01000 - 11111)	R	\$rd = custom_r(\$rs, \$rt) (For use on Final Project - <b>not required for this checkpoint</b> )

custom ...	xxxxx+	X	Whatever custom instructions you need for your Final Project - <b>not required for this checkpoint</b>
------------	--------	---	--

## Instruction Machine Code Format

Instruction Type		Instruction Format												
R	<table><tr><td>Opcode [31:27]</td><td>\$rd [26:22]</td><td>\$rs [21:17]</td><td>\$rt [16:12]</td><td>shamt [11:7]</td><td>ALU op [6:2]</td><td>Zeroes [1:0]</td></tr></table>							Opcode [31:27]	\$rd [26:22]	\$rs [21:17]	\$rt [16:12]	shamt [11:7]	ALU op [6:2]	Zeroes [1:0]
Opcode [31:27]	\$rd [26:22]	\$rs [21:17]	\$rt [16:12]	shamt [11:7]	ALU op [6:2]	Zeroes [1:0]								
I	<table><tr><td>Opcode [31:27]</td><td>\$rd [26:22]</td><td>\$rs [21:17]</td><td colspan="4">Immediate (N) [16:0]</td></tr></table>							Opcode [31:27]	\$rd [26:22]	\$rs [21:17]	Immediate (N) [16:0]			
Opcode [31:27]	\$rd [26:22]	\$rs [21:17]	Immediate (N) [16:0]											
JI	<table><tr><td>Opcode [31:27]</td><td colspan="6">Target (T) [26:0]</td></tr></table>							Opcode [31:27]	Target (T) [26:0]					
Opcode [31:27]	Target (T) [26:0]													
JII	<table><tr><td>Opcode [31:27]</td><td>\$rd [26:22]</td><td colspan="5">Zeroes [21:0]</td></tr></table>							Opcode [31:27]	\$rd [26:22]	Zeroes [21:0]				
Opcode [31:27]	\$rd [26:22]	Zeroes [21:0]												

1. I-type immediate field [16:0] (N) is signed and is sign-extended to a signed 32-bit integer
2. JI-type target field [26:0] (T) is **unsigned**. PC and STATUS registers' upper bits [31:27] are guaranteed to never be used

### Register Naming

We use two conventions for naming registers:

- \$i or \$ri, e.g. \$r23 or \$23; this refers to the same register, i.e. register 23

### Special Registers

- \$r0 should always be zero
  - Protip: make sure your bypass logic handles this
- \$r30 is the status register, also called \$rstatus
  - It may be set and overwritten like a normal register; however, as indicated in the ISA, it can also be set when certain exceptions occur
  - **Exceptions take precedent** when writing to \$r30
- \$r31 or \$ra; is the return address register, used during a jal instruction

It may also be set and overwritten like normal register