


```
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
```


 Msgs





Instance	Name	Value	Kind	Now
alu_tb	dk	x	Regi...	Internal
	a	xxxx...	Pack...	Internal
	b	xxxx...	Pack...	Internal
	control	xxxx	Pack...	Internal
	mux	xx	Pack...	Internal
	immGen	xxxx...	Net	Internal
	result	xxxx...	Net	Internal
	zero	xx	Net	Internal

```
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_insim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" alu_tb
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_insim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" alu_tb
# Start time: 15:24:17 on Nov 27, 2023
# Loading work.alu_tb
# Loading work.alu
```

```
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
```

```
# ***** add *****
# a = 0000000f
# b = 000000f0
# control = 2
# result = 000000ff
# ***** sub *****
# a = 00000034
# b = 00000020
# control = 6
# result = 00000014
```

```
# ***** and *****
# a = 00000f0f
# b = 0000f0f0
# control = 0
# result = 00000000
# ***** or *****
# a = 0000000f
# b = 000ffff0
# control = 1
# result = 000fffff
```

```
# ***** beq (sub) *****
# a = 0000000f
# b = 0000000f
# control = 6
# result = 00000000
# zero = 1
# ***** not beq (sub) *****
# a = 0000032f
# b = 0000000f
# control = 2
# mux = 1
# immGen = 00084a16
# result = 00084d45
# zero = 0
```

```
# ***** lw/sw (add) *****
# a = 0000000f
# b = 0000000f
# control = 2
# mux = 1
# immGen = 00084a16
# result = 00084a25
# zero = 0
```

```
# *****
```

```
# *****
```

```
# *****
```

```
# *****
```

```
# *****
```

```
# *****
```

```
# *****
```

```
# *****
```

```
# *****
```



Name	Value	Kind	Now
regFile_alu_tb			
dut			
#INITIAL#18			
#INITIAL#23			
#vsm_capacity#			
dk	x	Regi... Internal	
regWrite	x	Regi... Internal	
rs1	xxxxx	Pack... Internal	
rs2	xxxxx	Pack... Internal	
rd	xxxxx	Pack... Internal	
data	xxxxx	Pack... Internal	
rv1	xxxxx	Net Internal	
rv2	xxxxx	Net Internal	
control	xxxxx	Pack... Internal	
mux	xx	Pack... Internal	
immGen	xxxxx	Net Internal	
result	xxxxx	Net Internal	
zero	xx	Net Internal	

Name	Type (filtered)	State
#INITIAL#28	Initial	Ready
#INITIAL#18	Initial	Ready
#INITIAL#23	Initial	Ready

```
vdel -lib rtl_work -all
#
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/./modelsim.ini to modelsim.ini
# Modifying modelsim.ini
#
# vlog -vlog0lcompat -work work +incdir+C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu {C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu/regFile_alu.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:14:55 on Nov 27, 2023
# vlog -reportprogress 300 -vlog0lcompat -work work "+incdir+C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu" C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu/regFile_alu.v
# -- Compiling module regFile_alu
#
# Top level modules:
#   regFile_alu
# End time: 16:14:55 on Nov 27, 2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vlog -vlog0lcompat -work work +incdir+C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu {C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu/regFile_alu_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:14:55 on Nov 27, 2023
# vlog -reportprogress 300 -vlog0lcompat -work work "+incdir+C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu" C:/Users/huanchengsu/Desktop/ece331/lab2/regFile_alu/regFile_alu_tb.v
# -- Compiling module regFile_alu_tb
#
# Top level modules:
#   regFile_alu_tb
# End time: 16:14:55 on Nov 27, 2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_Insim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" regFile_alu_tb
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_Insim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" regFile_alu_tb
# Start time: 16:14:56 on Nov 27, 2023
# Loading work.regFile_alu_tb
# Loading work.regFile_alu
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# add x3, x4, x5
# x03 = 00000000
# x04 = 000010e3
# x05 = 000010e3
# sub x3, x4, x5
# x03 = 00000000
# x04 = 000010e3
# x05 = fffff1d
```

Wave - Default	Msgs
/regFile_alu...	0
/regFile_alu...	1
/regFile_alu...	00011
/regFile_alu...	00100
/regFile_alu...	00100
/regFile_alu...	00100
/regFile_alu...	0000...
/regFile_alu...	xxxx...
/regFile_alu...	xxxx...
/regFile_alu...	xx
/regFile_alu...	xxxx...
/regFile_alu...	xx
/regFile_alu...	xx
/regFile_alu...	xx

Lab 2 – Report

I learned a lot from this lab although it would have been much more helpful if there were instructions on how to get started or even just a statements that says to use the same environment as last lab. Getting started on the lab was the difficult part because I did not know which environment to set up but once I did things started to get easier. The other difficult part was to start the program; due to the lack of instructions it was difficult to get the initial program to begin. After Googling for a while I figured out how to figure the starting part of the program out.

After that I really enjoyed the project. Things became straight forward because I only had to look at the single-cycle processor diagram to write out the register file and the ALU. Thing lab was really helpful for learning the process and really reinforced the learning. I would like to emphasize again how much more helpful and better this lab would be for the learning if there were more instructions on the lab instruction. Overall it had been really fun and a great achievement. From this lab I actually wanted to work on more verilog. I was confused on what field I wanted to work in that applies both CompE and CompSci skills and this lab has given me a sense of direction.