


☐ Transcript — □ ×

File Edit View Bookmarks Window Help

```
= >>>>>
                                                                                                Transcript =
  B + ≥ B < B | X Pa C L Q + A A S
# vsim -t lps -L altera ver -L lpm ver -L sqate ver -L altera mf ver -L altera lnsim ver -L cyclon 🔺
ev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cpu_co
ntrol circuit tb
# Start time: 18:35:56 on Dec 03,2023
# Loading work.cpu control circuit tb
# Loading work.cpu control circuit
# add wave *
# view structure
# .main pane.structure.interior.cs.body.struct
# view signals
# .main pane.objects.interior.cs.body.tree
# run -all
# sub x3, x9, x31
 # Initial State: 0
 # State = 1
 # State = 6
# State = 7
# State: 0111
 # State: 0111
 # RegDst: 0
 # PCWriteCond: 0
 # PCWrite: 1
 # IorD: 0
 # MemRead: 1
 # MemWrite: 0
 # MemtoReg: 0
 # IRwrite: 1
 # PCSource: 0
 # ALUOp: 10
 # ALUSrcB: 00
 # ALUSrcA: 1
 # RegWrite: 0
 # State = 0
 # lw x5, 12(x2)
 # Initial State: 0
 # State = 1
 # State = 3
 # State = 4
# State: 0100
 # RegDst: 0
 # PCWriteCond: 0
 # PCWrite: 1
 # IorD: 1
# MemRead: 1
 # MemWrite: 0
 # MemtoReg: 0
 # IRwrite: 1
 # PCSource: 0
 # ALUOp: 00
# ALUSrcB: 10
 # ALUSrcA: 0
# RegWrite: 0
# State = 0
```



: C:/Users/huanchengsu/Desktop/ece331/lab3/cpu\_control\_circuit\_tb.v(234)

# Break in Module cpu\_control\_circuit\_tb at C:/Users/huanchengsu/Desktop/ece331/lab3/cpu\_control\_c

Time: 680 ps Iteration: 0 Instance: /cpu\_control\_circuit\_tb

# RegWrite: 0

# State = 0

# State = 1 # State = 5

# State: 0101
# RegDst: 0
# PCWriteCond: 0
# PCWrite: 1
# IorD: 0
# MemRead: 1
# MemWrite: 0
# MemtoReg: 0
# IRwrite: 1
# PCSource: 0
# ALUOp: 00
# ALUSrcB: 10
# ALUSrcA: 0
# RegWrite: 0

# State = 0

# State = 1 # State = 8

# State: 1000 # RegDst: 0 # PCWriteCond: 0 # PCWrite: 1 # IorD: 0 # MemRead: 1 # MemWrite: 0 # MemtoReg: 0 # IRwrite: 1 # PCSource: 0 # ALUOp: 00 # ALUSrcB: 10 # ALUSrcA: 0 # RegWrite: 0

# State = 0

# 1

# \*\* Note: \$finish

ircuit\_tb.v line 234

# beq x8, x11, L1
# Initial State: 0

# sw x7, 16(x22) # Initial State: 0

## Ken Su Lab 3 – Report

From this lab I learned that I have to open the trasncript window by myself and look carefully at the errors that it describes. For hours I was restarting project and testing different code to figure out why ModelSim was not displaying any signals. Then I found out that I have to open transcript myself. After opening transcript I noticed that it pointed towards an error on my testbench that made the dsign fail. After correcting the error the testbench worked. Then I ran in to a problem where it was only jumping between states 0 and 1. After more research I found out that since I had only set the out put as 1 bit the displays was only displaying 1 bit. After setting the state variable to 4 bits it was displaying the states properly. The last thing I had to change was my delays I noticed that I was delaying for too long so not all the states are showing, after adjusting the delays all the states were showing and the lab was working properly. Overall this was a very fun lab and I had learned alot of verilog and gained a better understanding of how the CPU control works.