GUI Controls

Table 1: List of Controls in the main page

| Controls | Function |
|---------------|---|
| 1 – Upload | When 'upload file' button is pressed, directory of the system is shown, and VHDL design file can |
| file | be selected. If testbench file is selected, error message will be shown. |
| 2 – Toggle | Toggle between main page and truth table page |
| page | |
| 3 – Menu list | Variable menu list shows the extracted input ports where user can select the input ports |
| for Input | |
| ports | |
| 4 – Type of | Signal, Reset, and Clock input type can be selected. |
| Input | |
| 5 – Vector | Display vector information of the respective port with "STD_LOGIC" or |
| Information | "STD_LOGIC_VECTOR" |
| 6 – Signal | When signal type is selected, user can input the number of cycle and saved it. Single Bits, Vector |
| Timing Input | Bits and Truth table signal input type can be selected, and 'timing details' button will request for |
| | input parameters correspond to the signal input type and number of cycles. |
| 7 – Reset | When reset type is selected, user can input the number of cycle and saved it. 'timing details' button |
| Timing Input | will request input parameters based on number of cycles. |
| 8 – Clock | When clock type is selected, user can input clock timing, duty cycle and time metric correspond to |
| Timing Input | the clock |
| 9 – Saved | After all the parameters are inputted for given input port, 'saved' button is pressed to save the |
| and Generate | parameters. After all the all the input ports have been saved with parameters, 'generate' button is |
| | pressed to generate testbench. Testbench will be automatically added in the directory of where |
| | VHDL design file is uploaded. |





Figure 15: GUI main page

For truth table input, name of input port is saved to truth table variable. After all the desired truth table variable is saved, 'Truth Table' page can be toggled. 'update' button is pressed to update all the desired truth table variable into truth table. The input of truth table is automatically filled with all the possible combination for a truth table based on number of truth table variable. The input of truth table can be changed to 0 or 1 which allow flexibility in the design. Delay timing can be inputted at the bottom of GUI and truth table input can be saved. 'Generate' button in the main page can be pressed to generate testbench with truth table input.



Case Study

A. Asynchronous Design (Half-adder circuit)

```
Listing 1. Half-adder VHDL design file
    library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
 5
    entity half adder is
 6
        Port ( a : in STD_LOGIC;
                b : in STD LOGIC;
 7
                sum : out STD LOGIC;
 8
                carry : out STD LOGIC);
9
10
    end half adder;
11
12
    architecture Behavioral of half adder is
13
    begin
14
15
16
       sum <= a xor b;
17
       carry <= a and b;
18
   end Behavioral;
19
```

As explained earlier, the user only needs to input VHDL design file, input type and parameters correspond to the input type like clock timing, duty cycle, bits data etc. The following are simple steps for user to generate VHDL testbench of half adder design using this tool.

- 1) Users need to upload the half_adder.vhd file shown in **Code Listing 1** from any local directory by pressing the 'upload' button in the GUI. The director of half_adder.vhd file will be shown in the text box.
- 2) User can select input ports via the menu list and select the input type via the check box. Parameters correspond to input type can be filled. In the case of half adder, inputs would include *a* and *b* with both having same types *signal* and *truth table*. Parameters are saved by pressing the 'Saved' button.

- 3) After all the input and their corresponding parameters are saved, the next step is to toggle to truth table page since truth table input type is chosen and pressed the 'update' button. Truth table input with all the possible combination is generated for input *a* and *b*. Delay timing of 20ns is inputted. 'saved' button is pressed to save truth table input and delay timing.
- 4) The final step is to press the 'generate' button back at the main page. The half adder testbench will be generated in the same directory the user inputted the half_adder.vhd file. 'half_adder_tb.vhd' testbench file is shown in **Code Listing 2**.

Listing 2. Generated test-bench for Half-adder VHDL design file

```
1 Library IEEE;
2 use IEEE.STD LOGIC 1164.all;
 3
   -- Declare module entity. Declare module i
 6 entity half adder tb is
7 end half adder tb;
9 -- Begin module architecture/code.
10 ARCHITECTURE behavior OF half adder th IS
11
12 COMPONENT half_adder
13
    PORT (
14 a : in STD LOGIC;
     b : in STD LOGIC;
15
      sum : out STD LOGIC;
16
      carry : out STD_LOGIC);
17
18
19 END COMPONENT;
20
21 -- Inputs & Outputs
     signal tb_a : STD_LOGIC;
22
     signal tb_b : STD_LOGIC;
23
     signal tb sum : STD LOGIC;
signal tb carry : STD LOGIC;
24
25
26
27 -- *** Instantiate Constants ***
28 BEGIN
29
30
   -- Instantiate the UUT module.
31 uut : half adder
32 port map (
33 a => tb_a,
     b => tb_b,
sum => tb_sum,
carry => tb_carry);
34
35
36
```

```
39 -- Insert Processes and code here.
40 -- Stimulus process
41 stim_proc: process
42 begin
43 wait for 20 ns;
44
    tb a <= '0';
45
    tb_b <= '0';
46
    wait for 20 ns;
47
48
   tb a <= '0';
49
   tb b <= '1';
50
51
   wait for 20 ns;
52
53 tb_a <= '1';
54
   tb b <= '0';
   wait for 20 ns;
55
56
57
    tb a <= '1';
   tb b <= '1';
58
    wait;
59
   end process;
60
61
62 END behavior; -- architecture
```

B. Synchronous Design (Clock divider Design)

```
Listing 3. Clock divider VHDL design file
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
Use ieee.std_logio_unsigned.all;
2
 4
5
          entity Counter is
                clk_divider2 : out STD_LOGIC;
clk_divider4 : out STD_LOGIC;
countout : out STD_LOGIC VECTOR (3 downto 0));
10
          end Counter;
12
          architecture Behavioral of Counter is
13
14
15
16
17
18
          Signal int_count: std_logic_vector(3 downto 0):= (others => '0');
               Process (Clk, reset)
              begin
                     if (reset = '0') then
                      inf (reset = '0') then
  int_count <= (others => '0');
elsif rising_edge (clk) then
  --if (int_count = "1001") then
  --int_count <= (others => '0');
19
                          --else
                           int_count <= int_count + '1';
--end if;</pre>
25
26
27
28
              end Process;
29
              countout <= int_count;
31
              clk_divider2 <= int_count(0);
33
              clk_divider4 <= int_count(1);
34
          end Behavioral;
```

Code listing 3 demonstrate code for clock divider VHDL design and Counter.vhd is uploaded to the automatic testbench generator. Parameters are inputted for *Clk* and *Reset* input ports are as follow:

<u>Clk input port</u> Input type: Clock Clock Timing: 20 Time Metric: ns Duty Cycle: 50%

Reset input port Input type: Reset No. Cycle: 2 Timing Details:

Don't tick the box with "Timing based on Clock ports"

Time Metric: ns Clock On Timing: 5 Clock Off Timing: 25 Clock On Timing: 100 Clock Off Timing: 5

Generated test-bench for clock divider is shown in code listing 4.

Listing 4. Generated test-bench for Clock Divider VHDL design file

```
2 use IEEE.STD_LOGIC_1164.all;
 4 entity Counter_tb is
 5 end Counter tb;
      -- Begin module architecture/code.
 8 ARCHITECTURE behavior OF Counter_tb IS
 9
10 COMPONENT Counter
PORT(
12 Clk: in STD_LOGIC;
13 Reset : in STD_LOGIC;
14 clk_divider2 : out STD_LOGIC;
       clk_divider4 : out STD_LOGIC;
15
        countout : out STD_LOGIC_VECTOR (3 downto 0));
16
17
18 END COMPONENT;
19
20 -- Inputs & Outputs
21 signal tb Clk: STD_LOGIC;
22 signal tb_Reset: STD_LOGIC
23 signal tb_clk_divider2: STD
      signal tb_Reset : STD_LOGIC;
signal tb_clk_divider2 : STD_LOGIC;
       signal tb_clk_divider4 : STD_LOGIC;
24
       signal tb_countout : STD_LOGIC_VECTOR (3 downto 0);
25
26
27 -- *** Instantiate Constants ***
28 constant Clk_PERIOD : time := 20 ns;
29
30 BEGIN
31 -- Instantiate the UUT module.
32 uut : Counter
33 port map (
clk_divider2 => tb_clk_divider2,
clk_divider4 => tb_clk_divider4,
36
37
38 countout => tb_countout);
```

```
41 -- Generate necessary clocks.
42 Clk_process1: process
43 begin
44 tb_Clk <= '1';

45 wait for Clk_PERIOD*0.5;

46 tb_Clk <= '0';

47 wait for Clk_PERIOD*0.5;
48 end process;
49
50 -- Toggle the resets.
51 reset1: process
52 begin
       tb_Reset <= '1';
53
       wait for 5 ns;
tb_Reset <= '0';
wait for 25 ns;
54
55
56
        tb_Reset <= '1';
57
         wait for 100 ns;
58
59
        tb Reset <= '0';
       wait for 5 ns;
wait;
60
61
62 end process;
63
64 END behavior; -- architecture
```

Listing 5. Receiver of RS232 VHDL design file

```
1 library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
 2
 3
      entity Rs232Rxd is
 5
      Port ( Reset : in STD LOGIC;
 6
               Clock16x: in STD_LOGIC;
Rxd: in STD_LOGIC;
DataOut1: out STD_LOGIC_VECTOR (7 downto 0));
      end Rs232Rxd;
10
11
     architecture Rs232Rxd Arch of Rs232Rxd is
12
13
          attribute enum_encoding: string;
15
          --state definitions
          type stateType is (stIdle, stData, stStop, stRxdCompleted);
16
          attribute enum_encoding of statetype: type is "00 01 11 10";
17
18
          signal presState: stateType;
19
20
          signal nextState: stateType;
21
          signal iReset, iRxd1, iRxd2: std_logic ;
          signal iClock1xEnable, iClock1x, iEnableDataOut: std_logic ;
signal iClockDiv: std_logic_vector (3 downto 0) ;
22
23
          signal iDataOut1, iShiftRegister: std logic vector (7 downto 0);
signal iNoBitsReceived: std_logic_vector (3 downto 0);
24
25
28
29
          process (Clock16x)
30
          begin
31
             if Clock16x'event and Clock16x = '1' then
  if Reset = '1' or iReset = '1' then
   iRxd1 <= '1';
  iRxd2 <= '1';</pre>
33
34
35
                      iClock1xEnable <= '0';
36
                      iClockDiv <= (others=>'0');
38
                 else
                      iRxd1 <= Rxd;
39
40
                      iRxd2 <= iRxd1;
                         if iClock1xEnable = '1' then
41
                          iClockDiv <= iClockDiv + '1';
elsif iRxd1 = '0' and iRxd2 = '1' then
iClock1xEnable <='1';</pre>
43
45
                          end if;
                  end if;
46
              end if:
48
          end process;
iClock1x <= iClockDiv(3);</pre>
50
51
52
          process (iClock1xEnable, iClock1x)
53
             if iClock1xEnable = '0' then
55
                  iNoBitsReceived <= (others=>'0');
56
                  iShiftRegister <= (others=>'0');
presState <= stIdle;</pre>
57
58
              elsif iClock1x'event and iClock1x = '1' then
iNoBitsReceived <= iNoBitsReceived + '1';</pre>
60
                 presState <= nextState;
  if iEnableDataOut = '1' then</pre>
61
62
63
                          iDataOut1 <= iShiftRegister;
                      else
  iShiftRegister <= Rxd & iShiftRegister(7 downto 1);</pre>
65
              end if:
67
          end process;
DataOut1 <= iDataOut1;</pre>
69
```

Code listing 5 demonstrate code for receiver of Rs232 design and RS232Txd.vhd is uploaded to the automatic testbench generator. Parameters are inputted for *Send*, *DataIn*, *Reset* and *Clock16x* input ports are as follow:

Clock16x input port

Input type: Clock Clock Timing: 6.5 Time Metric: us Duty Cycle: 50%

Reset input port

Input type: Reset No. Cycle: 1

Timing Details:

Tick the box "Timing based on clock ports"

Choose Clock16x as clock ports

Ignore Time Metric Clock on Timing: 2 Clock Off Timing: 1

Rxd input port

Input type: Signal No. Cycle: 2

Signal type: Single Bits

Timing Details:

Tick the box "Timing based on clock ports"

Choose Clock16x as clock ports

Ignore Time Metric

Single Bits: 1

Delay between each bit: 0

Delay Timing between each data: 5.5

Signal Bits: 0010001101 Delay between each bit: 16

Generated test-bench for receiver of RS232 is shown in **code listing 6**.

Listing 6. Generated test-bench for receiver of RS232 VHDL design file

```
1 Library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
 5 -- Declare module entity. Declare module inputs, inouts, and outputs.
     entity tb_Rs232Rxd is
     end tb_Rs232Rxd;
9 -- Begin module architecture/code.
10 ARCHITECTURE behavior OF tb_Rs232Rxd IS
11
12
    COMPONENT Rs232Rxd
     PORT(
Reset : in STD_LOGIC;
13
14
         Clock16x : in SID_LOGIC;
Rxd : in SID_LOGIC;
DataOut1 : out SID_LOGIC_VECTOR (7 downto 0) );
15
16
18
19 END COMPONENT;
      -- Inputs & Outputs
21
       -- Inputs 2 Outputs
signal tb_Reset : STD_LOGIC;
signal tb_Clock16x : STD_LOGIC;
signal tb_Rxd : STD_LOGIC;
signal tb_DataOut1 : STD_LOGIC_VECTOR (7 downto 0);
22
23
24
25
26
26
27 -- Local parameter, wire, and register declarations go here.
28 -- N/A
29 -- general signals
30 -- N/A
31
32 -- *** Instantiate Constants ***
33 constant Clock16x_PERIOD : time := 6.5 us;
                     35 BEGIN
                      36
                           -- Instantiate the UUT module.
                     37
                     38 uut : Rs232Rxd
                          port map (
                              Reset => tb_Reset,
Clock16x => tb_Clock16x,
                             Reset
                     40
                      41
                             Rxd => tb_Rxd,
DataOut1 => tb_DataOut1);
                      42
                      43
                      44
                      45
                            -- Generate necessary clocks.
                     47 Clk_process1: process
48 begin
                             tb_Clock16x <= '1';
                      50
                               wait for Clock16x PERIOD*0.5;
                              tb_Clock16x <= '0';
                      51
                              wait for Clock16x_PERIOD*0.5;
                     53 end process;
                     54
                      55
                           -- Toggle the resets.
                      56 reset1: process
                      57
                          begin
                              tb_Reset <= '1';
                      58
                               wait for 2*Clock16x_PERIOD;
                      60
                              tb Reset <= '0';
                              wait for 1*Clock16x_PERIOD;
                      61
                              wait;
                      63 end process;
```

```
65 -- Insert Processes and code here.
66 -- Stimulus process1
       Rxd: process
67
68
     begin
           tb_Rxd <= '1';
wait for 0*Clock16x_PERIOD;
69
70
71
72
73
74
75
76
77
78
79
80
           wait for 5.5*Clock16x_PERIOD;
           tb_Rxd <= '0';
wait for 16*Clock16x_PERIOD;</pre>
            tb_Rxd <= '0';
           wait for 16*Clock16x_PERIOD;
tb_Rxd <= '1';
wait for 16*Clock16x_PERIOD;</pre>
            tb_Rxd <= '0';
wait for 16*Clock16x_PERIOD;
tb_Rxd <= '0';</pre>
81
82
83
84
85
86
87
88
            wait for 16*Clock16x_PERIOD;
            tb_Rxd <= '0';
wait for 16*Clock16x_PERIOD;
tb_Rxd <= '0';
            wait for 16*Clock16x_PERIOD;
            tb_Rxd <= '1';
wait for 16*Clock16x_PERIOD;
89
90
91
            tb_Rxd <= '1';
            wait for 16*Clock16x_PERIOD;
            tb_Rxd <= '0';
wait for 16*Clock16x_PERIOD;
tb_Rxd <= '1';
92
93
94
95 wait;
96 wait;
97 end process;
98
99 END behavior; -- architecture
```