The University of Nottingham

Faculty of Engineering

Department of Electrical and Electronic Engineering



HDL Test Bench Generation

AUTHORS : Kenneth Tan Kai Xian [18024351]

SUPERVISOR : Dr Nandha Kumaar Thulasiraman

MODERATOR : Dr Vimal Rau A/L Aparow

DATE : 29th of April 2021

Fourth year project thesis submitted in partial fulfilment of the requirements of the degree of **Master of Engineering**

ABSTRACT

Design verification is one of the most time-consuming and labor-intensive process in semi-conductor industry as verification process takes up to 60-70% of overall design effort [1, 2]. With every growing complexity of electronics designs, verification process become more time consuming so is the time needed to market the product. Furthermore, commercially available automatic testbench tools are either too costly like Testbencher from Synapticad [3] or not being available like StateCAD from Xilinx [4]. Hence, automatic testbench generator was developed with intention to reduce the amount time and effort to generate testbench by reducing the amount of hard coding of testbench. This paper presents a method of developing automatic testbench tool that is able to use the VHDL design file and user input parameters to generate testbench successfully. Furthermore, with addition of GUI, the tool is simple and user friendly which could potentially help people with little to no prior knowledge about VHDL to learn about VHDL. It can be observed in results and discussion section that the automatic testbench generator displayed effectiveness in generating testbench.

Keyword: HDL Test Bench Generator, verification, VHDL

Acknowledgements

I would like to express my gratitude to my supervisor, Dr Nandha Kumaar Thulasiraman, who guided me throughout this project.

Table of Contents

ABS ⁻	TRACT		2
Ack	nowl	edgements	2
List	of Fig	gures	5
List	of Ta	ables	7
Cha	pter	1 - Introduction	8
1.	1.	Background	8
1.	.2.	Problem Statement	11
1.	.3.	Project Aim and Objectives	11
1.	4.	Limitation of Project	12
1.	.5.	Deliverables	12
1.	6.	Project Timeline	13
1.	7.	Industrial Relevance	14
1.	.8.	Thesis Outline	15
Cha	pter	2 - Literature Review	16
2.	.1	Overview	16
2.	.2	Background Research on functional verification	16
	2.2.1	Bottlenecks	16
	2.2.2	Challenges in Functional Verification	18
	2.2.3	Current Verification Technologies	20
2.	.3	Related Work	21
	2.3.1	BugHunter Pro and VeriLogger Extreme simulator from SynaptiCAD	21
	2.3.2	StateCAD by Xilinx	25
	2.3.3	3 VerTGen	25
	2.3.4	Modeler's Assistant	28
	2.3.5	Summary of current automatic testbench generator	29
Cha	pter	3 – Methodology	31
3.	.1	System Design Overview	31
3.	.2	Backend Design	32
	3.2.1	Signal Extraction Algorithm	32
	3.2.2	Name and Input/Output information Extraction	34
	3.2.3	Complication faced in signal extraction algorithm	35

3.2	.4 User provided parameters (Perl's command line version)	36
3.2	.5 Testbench Generator	40
3.3	Frontend Design	45
3.3	.1 Graphical User Interface (GUI)	45
3.3	.2 User Provided Parameters (GUI version)	48
3.4	Improvement to automatic testbench generation tool	51
Chapte	r 4 – Results and Discussion	59
4.1	Overview	59
4.2	Asynchronous Design (Half-adder circuit)	59
4.3	Synchronous Design (Clock divider Design)	65
4.4	Finite-State Machine Implementation Design (Transmitter of RS232 design)	69
4.5	Limitation of automatic testbench generator	74
Chapte	r 5 - Conclusion	75
5.1	Summary	75
5.2	Future Improvement	75
Referen	ices	77
Append	lix	78

List of Figures

Figure 1: Schematic Diagram of Half Adder circuit	8
Figure 2: Half Adder circuit in VHDL	9
Figure 3: VHDL Testbench Architecture using Half Adder as example	9
Figure 4: Testbench for half adder	10
Figure 5: Simulation Result for half adder testbench	10
Figure 6: Demonstrate the complexity of system on chip (SOC) as logic gates exponentially increases	
over the years [8]	16
Figure 7: Design and Verification Gaps [9]	17
Figure 8: Pre-silicon bugs per generation found in the Intel IA32 family of microarchitectures [10]	19
Figure 9: Causes of logical bugs. Statistical study of 7855 bugs found in Pentium 4 processor design p	re-
production. [10]	20
Figure 10: Waveform Editor and timing diagram on WaveFormer from SynaptiCAD [3]	22
Figure 11: VeriLogger with add4.v as example [3]	23
Figure 12: TestBencher Pro's features of generating a bus functional model from multiple diagrams [3]24
Figure 13: StateCAD software	25
Figure 14: Block diagram of How VerTGen work. [13]	26
Figure 15: VerTGen Gui [13]	27
Figure 16: Process Model Graph (PMG) generated by Modeler's Assistant for an example circuit [5]	28
Figure 17: System block diagram [5]	29
Figure 18: Block diagram of automatic VHDL testbench generator	31
Figure 19: Signal extraction algorithm flow diagram	32
Figure 20: Text in between 'entity' and 'end \$file'	33
Figure 21: Text after removing entity line and 'Port ('	33
Figure 22: Component declaration of UUT in testbench	33
Figure 23: Input and Output signals of testbench	34
Figure 24: Pseudo Code for Name extraction	34
Figure 25: Instantiation of half adder module in testbench	35
Figure 26: Complication faced in signal extraction algorithm	
Figure 27: 'STD_LOGIC_VECTOR' in port	36
Figure 28: Flow chart of user provided parameters process (Perl's command line version)	36
Figure 29: Pseudo code for truth table input parameters	
Figure 30: Perl's command line output for half_adder.vhd	39
Figure 31: Stimulus process of testbench generated for half_adder.vhd	39
Figure 32: Testbench syntax of Library, Entity, Architecture, Component	
$\textbf{Figure 33}: \textbf{Testbench syntax of inputs/output declaration, clock constant and instantiation of \textbf{UUT} \dots \\$	41
Figure 34: Clock process generation	41
Figure 35: Reset process generation	42
Figure 36: Signal process generation	43
Figure 37: Truth table process generation	44
Figure 38: GUI main page	
Figure 39: Flowchart of GUI process	47
Figure 40: Duty Cycle Signal input in GUI	48

Figure 41: Bits Signal input in GUI with 2 cycle	49
Figure 42: Truth Table input in GUI with 2 truth table variables	49
Figure 43: Truth Table input in GUI with 3 truth table variables	50
Figure 44: Reset input in GUI with 2 cycle	50
Figure 45: Clock Input in GUI	
Figure 46: Block diagram of saving parameters feature	51
Figure 47: Pseudocode for auto selection input type in Perl program	52
Figure 48: Text file using RS232 design as example	53
Figure 49: Text file with truth table input type	53
Figure 50: Text file with output signal	
Figure 51: Parameters for non-chosen signal input type are filled	54
Figure 52: No spaces after colon ':'	
Figure 53: Extraction of signal input port from text file	55
Figure 54: Extraction of input parameters from text file	56
Figure 55: Sorting of input variable	57
Figure 56: 3 input variables (left) vs 5 input variables (right)	57
Figure 57: Extraction and sorting of truth table input	58
Figure 58: Half adder VHDL design file (half_adder.vhd)	59
Figure 59: GUI main page for half adder design	60
Figure 60: Truth table page for half adder design	61
Figure 61: Testbench generated using automatic testbench tool	62
Figure 62: Text file for saving half adder parameters (part 1)	63
Figure 63: Text file for saving half adder parameters (part 2)	63
Figure 64: Simulation Results for half adder design	
Figure 65: Clock divider VHDL design file (Counter.vhd)	65
Figure 66: Parameters for Clk input port	66
Figure 67: Parameters for Reset input port	66
Figure 68: Testbench generated for clock divider design	
Figure 69: Text file for clock divider design	
Figure 70: Clock divider expected outcome	68
Figure 71: Simulation result for clock divider	68
Figure 72: VHDL code of Transmitter of RS232 design (RS232Txd.vhd) (part 1)	69
Figure 73: VHDL code of Transmitter of RS232 design (RS232Txd.vhd) (part 2)	70
Figure 74: Parameters for enable signal and Rs232Txd.vhd	71
Figure 75: Parameter for bit signal input type and Rs232Txd.vhd	72
Figure 76: Parameter for reset input type and Rs232Txd.vhd	
Figure 77: Parameter for clock input type and Rs232Txd.vhd	73
Figure 78: Testbench generated for Rs232Txd.vhd	73
Figure 79: Simulation Results for transmitter of RS232 design	74

List of Tables

Table 1: Truth table of half adder	10
Table 2: Parameters requested by Perl's command line for different type of input and signal	37
Table 3: List of controls in the main page	45
Table 4: Truth Table of half adder	64

Chapter 1 - Introduction

1.1. Background

Hardware Description Language (HDLs) is widely used among the electronics industry due to its convenient feature of enabling formal description of an electronic circuit be represented as behavioral model or structural model. HDL are needed to allow codesign of hardware and software. Complex design requires more time and effort for development and debugging. With HDL, each module is separated allow different team to work on each module. More customization of the design like power, latency and functionality are allow through HDL.

Very high-speed integrated circuit hardware description language (VHDL) is one of the two most well-known and widely used HDL for modelling the behavior of a circuit accurately in hierarchy fashion through varying levels of abstraction [5]. **Figure 1** demonstrate a schematic diagram of half adder circuit with XOR and AND gate. **Figure 2** demonstrate a simple example of structural modeling of half-adder circuit in VHDL.




Figure 1: Schematic Diagram of Half Adder circuit

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
3
              Entity: contain ports of the circuit
 4
5
    entity half adder is
 6
        Port
                a : in
                                      Input
7
                b : in
                        STD LOGI
8
                sum : out STD LOGIC;
                                            Output
9
                carry : out STD
10
    end half adder;
11
    architecture Behavioral
                              of half adder is
12
13
                                Architecture:
14
    begin
15
                                Describes the
16
       sum <= a xor b;
                                functionality of the
17
       carry <= a and b;
18
                                circuit
    end Behavioral;
19
```

Figure 2: Half Adder circuit in VHDL

The functionality of the circuit model is tested by developing test-bench for HDL. By generating input test vectors/stimulus to the unit under test (UUT), simulation results are generated and observed to verify the functionality of the design as shown in **Figure 3**.




Figure 3: VHDL Testbench Architecture using Half Adder as example

Using half adder as an example, test-bench generates input test vector/stimulus from input of half adder's truth table and verify the simulation results using output of half adder's truth table shown in **Table 1**.

Table 1: Truth table of half adder

Inp	uts	Out	puts
Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Figure 4 demonstrate the test-bench for half adder and input of half adder's truth table is inputted in the red box. **Figure 5** demonstrate the simulation results for truth table and the simulation results are verify using half adder's truth table in **Table 1**.

```
32 begin
                                                -- Instantiate the UUT module.
                                            33
                                            34 uut : half_adder
                                            35 port map (
6 entity half adder tb is
                                                  a => tb_a,
 7 end half_adder_tb;
                                                   b => tb_b,
                                            37
8
                                                  sum => tb_sum,
                                            38
9 -- Begin module architecture/code.
9 -- Begin module architecture/code.
39
10 architecture behave of half_adder_tb is
40
                                                   carry => tb carry);
                                           41 -- Insert Processes and code here.
12 component half adder
                                           42 -- Stimulus process:
43 stim_proc1: process
                                                 -- Stimulus process1
13 port (
14 a : in STD_LOGIC;
                                           44 begin
45 wait for 20 ns;
             b : in STD_LOGIC;
15
              sum : out STD_LOGIC;
                                           45
16
                                           46 tb_a <= '0';
             carry : out STD LOGIC);
17
                                                tb_b <= '0';
                                            47
                                                                       Input for A
18
                                            48 wait for 20 ns;
19 end component;
                                                tb a <= '0';
                                            49
                                                                       and B taken
20
                                                tb_b <= '1';
                                            50
21 -- Inputs
                                            51
                                               wait for 20 ns;
                                                                       from the
22 signal tb_a : std_logic;
                                                tb_a <= '1';
                                            52
23 signal tb b : std logic;
                                           53 tb_b <= '0';
                                                                       truth table
24
                                           54
                                                wait for 20 ns;
25
    -- Outputs
                                                tb_a <= '1';
                                           55
26 signal tb_carry : std_logic;
                                           56 tb_b <= '1';
    signal tb_sum : std_logic;
                                            57
                                                wait;
28
                                           58 end process;
    -- *** Instantiate Constants ***
29
                                           59
30 constant clk PERIOD: time := 12 ns;
                                           60 end behave; -- architecture
```

Figure 4: Testbench for half adder

ame	Value	 20 ns	40 ns	60 ns	80 ns	100 ns
lack_period	12000 ps			12000 ps		
U₀ tb_a	1	0	0	1	1	
To tb_b	1	0	1	0	1	
To tb_carry	1	0	0	0	1	
la tb_sum	0	0	1	1	0	

Figure 5: Simulation Result for half adder testbench

Several methodologies have been proposed regarding automatic HDL test bench generation that allow generation of testbench with each unique methodology. FPGA vendor such as Xilinx and simulator such as MATLAB and SynaptiCAD are example of commercially available tool in automatic HDL test bench generation. However, those tools are either not available for support currently, or being very costly to purchase, or being too complicated to use. The current state of the automatic HDL test bench generator will be explored further below in **Chapter 2.3** under related work.

1.2. Problem Statement

Generation of test bench using traditional gate level test generation methods are carried out by a human usually a validation engineer where test-bench is manually created for the given design. The test-bench generates input test stimuli to monitor the output of the design with given output reference. For very complex design, it requires large amount of test data to verify the functionality of the design. The validation and verification process could take up to 60% to 70% of overall design effort [1, 2] which is time consuming and labor-intensive. Furthermore, manually created testbench may not test all the operation of the circuit. Hence, automatic HDL testbench generator is extremely desirable as it assist the validation engineer of the time-consuming task of test-bench generation.

1.3. Project Aim and Objectives

The main aim of this final year project is to develop a tool that takes in the parameters for clock and I/O (Input/Output) of the UUT from users and generate the VHDL test bench design file with test coverage feature. The objectives of this project are listed as following:

Objective:

- 1. To develop a graphical user interface (GUI) to enable users to provide parameters for clock and I/O of the UUT.
- 2. Converting different graphical notations to the relevant HDL constructs.
- 3. Integrate all HDL constructs using Perl to develop an automatic HDL test bench generator.
- 4. Incorporate ModelSim Code Coverage to verify the progress of testing covered by the developed test bench and benchmark it against the commercial tool such as SynaptiCAD and VerTGen.
- 5. Validate the HDL test bench for different complex level of the HDL design.

1.4. Limitation of Project

Limitation of the project are as follow:

 The testing of the automatic testbench generation is only limited to the medium complexity of HDL design like serial communication protocol design. Using more complex design such as USB or microprocessor for testing is not applicable due to the limited time available and limited knowledge.

1.5. Deliverables

Deliverables:

- 1. An automatic HDL test bench generator for different medium complex level HDL designs using parameters for clock and I/O of the UUT inputted by the users.
- 2. Accuracy validation of developed HDL test bench.
- 3. Coverage tool to automatically produce the test coverages.
- 4. Limitations of developed test bench generator.

1.6. Project Timeline

	ACADEMIC WEEK																												
	S	Sept October				love		_			embe		January					orua		March					April				
	**	3 4	5	6	7	8	9	10	11	12	13	14	15 1	6 17	18	19 2	20	21 2	22 2	3 24	1 25	26	27	28	29 3	30 3	31	32	3
Milestone 1: Literature Review													-																
Overview of the Project																													
Research on Input/Ouput port extraction algorithm																													
Research on Architecture and Entity extraction algorithm																													
Research on algorithm that generate test stimuli with user provided param	eter	S																											
Writing of Interim Report																													
Submission of Interim Report																												_	_
Milestone 2: Backend Design	+		-												S	9	5	+		-	-				+	+	-	\dashv	_
Implement Input/Ouput port extraction algorithm															Е	1	: T											寸	
Implement Architecture and Entity extraction algorithm													9	;	М	N	и												_
Implement algorithm that generate test stimuli with user provided parame	ters												٦	•	Е	1													
													ι	J	S	5	S _		_ ∵										
Milestone 3: Frontend Design)	Т	1	Г		╝.										
Implement GUI for user provided parameters													١	,	Е	1	፤ [_		В	L									
Integrate backend design with GUI															R	F	₹		_ R									_	_
													V	V					_ E										
Milestone 4: Improvement to the tool													E		Е	1	3		Ā										
Saving parameters into a text file and generate testbench													E		Х	F			K									\Box	
													ŀ	(Α	1													_
Milestone 5: Testing using example design															M	A	١ _												
Testing with synchronous/asynchronous circuit															S	ŀ	< _												
Testing with complex circuit	-																	\perp			-						_	\dashv	
Milestone 6: Thesis Submission																	-				1								
Draft thesis																					İ								
Submission of thesis																													
Preparation for presentation of the project																													Ī
Presentation of the project																												\neg	

1.7. Industrial Relevance

Design validation is a crucial process in designing electronic industry as it verifies the functionality of the design on its correctness and avoid any bug leaking before the circuit design enter fabrication stage. If bug leaking enters circuit design during fabrication stage, the circuit design would have to be redesigned which have tremendous impact on cost and delay in getting circuit design out on the market. The cost of fabricating the circuit design would drastically increase while the profit of the company is reduced [6]. Hence, validating the design is a crucial process in electronic industry.

As stated by Moore's law, the number of transistors in an integrated circuit would double approximately every 2 years [7]. Reducing transistor size contributes more complexity in electronic designs. With more complexity in electronic design, the time and effort for validating design increases drastically. Thus, HDL test bench generator has high relevance in the electronics industry especially for beginner/medium level HDL design engineers. As mentioned in **Chapter 1.2** under problem statement, designing test bench requires more time than designing the actual design itself [6]. With HDL test bench generator, it allows verification engineering to reduce the design validation time significantly.

HDL test bench generator could be used in universities where it provides assistant for students when learning HDL language. GUI are implemented in HDL test bench generator where drawn waveforms are used to generate test bench stimulus. With this tool, users can generate a test bench in a few minutes which could take several hours to test and code by hand for beginners. Students could refer to test bench code generated by tool as guideline when learning to code for HDL language. The tool allows easier teaching of HDL language with interactive simulation code where input signal can be changed using the GUI each time and new test bench and simulation results are updated on the spot.

1.8. Thesis Outline

The report has been divided in five chapters.

Chapter I Introduction: This chapter mainly deals with the background, objectives, and industrial relevance.

Chapter II Literature Review: This chapter is dedicated to illustrating the relevant literatures and the recent works related to the study.

Chapter III Methodology: This chapter explain the overall flow of the project work using a flow diagram and explain the tools planned to use.

Chapter IV Result and Discussion This chapter explain the complete design of the testbench code and scripting methods, results obtained etc.

Chapter V Conclusion and Future Improvements: The conclusion of study and future improvements are given in this chapter.

The code, photographs etc are given in appendix A to C

Chapter 2 - Literature Review

2.1 Overview

Functional verification is crucial process in validating that the electronic hardware is working as intended. As electronic hardware grew in complexity over the years following Moore's Law, functional test complexity grew exponentially. Functional verification is a major bottleneck in design stage as it takes up to 60-70% of development time [1] and 80% of HDL code [2] are made up of test-bench. Hence, automatic testbench generation is desirable as it save time and resources. In this chapter, functional verification background and related work is research where bottlenecks, functional verification challenges, current verification technology and current state of automatic test-bench are explored.

2.2 Background Research on functional verification

2.2.1 Bottlenecks

A. Design Bottleneck

The time to design electronic hardware scale with the complexity of the design. As complexity of design increases, so is the time needed to market the product as demonstrate in **Figure 6**. In 2007, 100 billion simulation vectors and 25 million lines of register-transfer level (RTL) code are written by 2000 engineers [8].




Figure 6: Demonstrate the complexity of system on chip (SOC) as logic gates exponentially increases over the years [8]

As number of transistors in design grew exponentially, there is only linear increase in programming time and not sufficient engineers to accommodate the required design time. To

remedy this problem, electronic design automation (EDA) industry introduces behavioral modelling on HDL such as Verilog and VHDL with highest level of design abstraction. Highest level of abstraction means that a module can be designed to desired specification without concern for hardware implementation details. SystemC and SystemVerilog are widely used example of EDA tools in current major EDA world. Hence, to some extent, design bottleneck has been remedied with the help of efficiency of the EDA tools.

B. Functional Verification Bottleneck on design

With the help of EDA tools, more complicated designs are built with ease. As design complexity rise, time and effort needed for functional verification almost doubled. Shown in **Figure 7**, design complexity growth is higher than design productivity growth and verification productivity growth. This is caused by verification time not design time as 60-70% [1, 2] of overall design effort came from functional verification. Hence, functional verification bottlenecks are caused.




Figure 7: Design and Verification Gaps [9]

The higher the level of design abstraction, the less detail of the design is demonstrated which may cause information loss and misinterpretation when transforming and mapping design to the end product. Hence, additional verification steps are needed to ensure the transformation is correct. For example, synthesis is a process that convert HDL design models of hardware to gate level. Functional verification is needed to ensure the transformation from HDL design models of hardware to gate level is correct and information is not loss.

As demand for electronic devices grows, functional complexity increases due to the diverse design of electronics we had nowadays. To achieve high system reliability, effort and time are put into verification to ensure the chip function according to the requirement in a system environment. The EDA industry reduce the verification bottlenecks by introducing the concept of abstraction similar to design bottleneck. High-level language constructs such as threading (fork join), tasks and control structures are embedded into Verilog and VHDL. This reduce verification

time by allowing more control to test all the functionality of the design. Even with the help of these constructs, functional verification process still requires plenty of effort and time.

2.2.2 Challenges in Functional Verification

There are four major challenges in functional verification:

- A. Large Scale and complexity of the design
- B. Detecting incorrect behavior
- C. Insufficient golden reference model and comprehensive functional coverage metric

A. Large Scale and complexity of the design

Exhaustively testing is needed for complex and large-scale chip design to test that the chip is functionally correct. The verification engineers need to verify the possible state by applying a set of inputs and compare the outputs with the expected outcome. With complex design, it takes plenty of time and effort to verify all the possible states. Hence, instead of verifying the whole chip, sections of the design are verified separately which reduces verification time. Once each sections of the design are verified, each section of the design are stitches back together.

B. Detecting incorrect behavior

Verification engineers need to identify fault in the design and detect whether the design is performed as expected based on current state and inputs. As verifying all the possible state in a complex system takes up time and effort, the logic of the design is validated at a higher level of abstraction where inputs are organized into data sets and valid command. The behavior of the design is tested by the verification engineers based on input test vectors. However, the higher the level of abstraction used in validation; the lesser detail functional tests are performed on the design. Hence, the number of logic bugs have exponential growth of 300-400% [10] from each generation of products as shown in **Figure 8**. As design get more complicated, functional validation will be become exponentially difficult which will greatly impact the time needed for products to enter the market with extra risk of products with undetected bugs being shipped to consumers' hand.




Figure 8: Pre-silicon bugs per generation found in the Intel IA32 family of microarchitectures [10]

C. Insufficient golden reference model and comprehensive functional coverage metric

The cause of logical bugs is due to insufficient golden reference models and insufficient functional coverage metric. Due to having multiple specification models (verification model, timing model etc.), consistency across these models is a major concern. Hence, careless coding and miscommunication is ranked first and second respectively on the list of bug causes shown in **Figure 9** due to insufficient golden reference.

Verification problem is further enhanced by lack of functional coverage metric for chip design. There are two types of coverage metrics:

- <u>Code Coverage</u> A metric that measure how many lines of code in the implementation of your design have been executed. Code coverage is automatically extracted from the design performed by the simulator tool (etc. VHDL and Verilog). Code coverage process is relatively easy to perform as the process is automatically done by the simulator tool.
- <u>Functional Coverage</u> A metric that measure verification tests accuracy on the design. This process require time and effort from the verification engineers as lines of code are written to test whether the testbench covered the required functionality of the design.

Increasing the functional coverage should in theory increase the confidence in the design's functionality. However, design error is restrictive and complicated. High coverage numbers do not necessarily mean high quality testing. Coverage numbers are only important for verification engineers to know whether the amount of verification tests is enough. Design error could potentially still occur even if coverage numbers are high. Hence, lack of comprehensive functional coverage metric is considered one of the challenges in functional verification.




Figure 9: Causes of logical bugs. Statistical study of 7855 bugs found in Pentium 4 processor design pre-production. [10]

Complexity is ranked 8th among the bug causes list shown in **Figure 9**. However, a lot of the top categories contributes to the complexity of the design. As complexity of design increases, more documentation and team members are needed, increasing chances of miscommunication between team members, and increasing the likelihood of corner cases.

2.2.3 Current Verification Technologies

When design gets more complex, verification time and effort increases. To reduce the verification time, random dynamic simulation is introduced by providing random test vectors to the design. As random testing for large and complex design has nearly infinite variable and outcome, EDA industry introduced higher level of abstraction for verification language such as SystemC Verification Library (SVL) [11]. New features such as random stimulus distribution, reactive testbenches and constrained-random stimulus are introduced to verification language. Hence, verification time is reduced as productivity is increased due to the new verification tools.

As higher level of abstraction is used, verification tools are needed to ensure the transformation is correct. Hence, "Equivalence check" is introduced to keep in check that the gate level representation is the same as the HDL implementation. "Equivalence check" generate data structure and output value of HDL implementation is compared to gate level representation. If the patterns are the same, the design pass the "Equivalence check" test.

2.3 Related Work

FPGA vendor such as Xilinx and simulator such as and SynaptiCAD are example of commercially available tool in automatic HDL test bench generation. Journal and conference papers of automatic testbench generation is also written. Below section demonstrate these proposed automatic HDL test bench generation tools in detail.

2.3.1 BugHunter Pro and VeriLogger Extreme simulator from SynaptiCAD

BugHunter Pro and VeriLogger Extreme simulator from SynaptiCAD [3] support automatic graphical test bench generation. SynaptiCAD offer 3 levels of test bench generation to meet the type and complexity of the design:

- A. WaveFormer producing stimulus-based test benches
- B. VeriLogger fast unit-level testing
- C. <u>TestBencher Pro</u> producing complex bug-functional models to represent complex, reactive interfaces

A. WaveFormer

For small test benches, the input required to generate test bench stimulus is using drawn waveform created by the users with the tool assist in extracting top-level module ports and transferring it to timing diagram of the simulator. The benefits of WaveFormer are it allows much faster and accurate generation of small test benches compare to manually coding of test bench by hand. Drawn waveform are easier to edit on compare to raw VHDL or Verilog code.

For large test benches, outside source such as simulator, spreadsheet or logic analyzer can import waveform data to WaveFormer. Waveform data are used as input stimulus which are used to generated timing diagram.

User can edit on the timing diagram to desired specification and test benches are created after timing diagram is done. This test bench model can then be instantiated in a user's project and compiled and simulated with the rest of the design. An example of a timing diagram is shown in **Figure 10**.




Figure 10: Waveform Editor and timing diagram on WaveFormer from SynaptiCAD [3]

B. VeriLogger

Unique features of VeriLogger is that test bench generation features are integrated closely with the HDL simulator such as VHDL and Verilog which allow fast unit-level testing The fast testing speed of VeriLogger allow true bottom-up testing of every model in your design. This step is traditionally been very time consuming and is often skipped in verification process.

VeriLogger extract the ports from the design and automatically add them to the Diagram window. Input signals waveforms can be generated by equations, graphically drawn, or copied from existing signals. Once input signals are generated, VeriLogger will create automatically input stimulus for the testbench to drive the design.

Another unique features of VeriLogger is interactive simulation mode where new test bench is automatically generated and simulated every time an input signal is changed. This allow quick and simple tweaking of the design before the design is complete. It also allows to test ideas very quickly without putting time and effort to generate test benches.

In **Figure 11**, 4-bit Adder Verilog file is used as an example. VeriLogger extract ports from the design into the timing diagram window. User draw waveforms on the black input signals and test bench is automatically generated from the drawn input waveforms. Outputs of the simulation will be displayed in the same diagram as the input stimulus. In the interactive simulation mode, whenever the user changes the input vector, the design and test bench are simulated again allowing user to test a small change in the timing of an input signal with relative ease. Timing diagram file can be saved allowing the user to edit the test bench later.




Figure 11: VeriLogger with add4.v as example [3]

C. TestBencher Pro

The highest level of testbench generation is provided by TestBencher Pro, which allows a user to design bus functional models using multiple timing diagrams to define transactors and a sequencer process to apply the diagram transactions. TestBencher Pro is used to generate test benches for complex design like microprocessor or bus interface. Functionality of TestBencher Pro are listed below:

1. <u>Graphical Representation of Transactions</u> – uses timing diagram to represent timing transactions of the test bench which free verification engineers the tedious details of the underlying code

- 2. <u>Automatic Tracking of Signal and Port Code</u> The signals and ports of the design is automatically maintained and track between the test benches and unit under test. When a change in signals and ports occur in the design, it will automatically be updated in the test benches. This prevent tedious work of rewriting signals and ports back and forth between design and test bench and avoid errors when ports and signals don't align.
- 3. <u>Conceptual Modeling Constructs</u> 5 basic constructs are used to create a transaction for TestBencher Pro:
 - i. Drawn Waveforms describes stimulus and expected response
 - ii. State Variables parameterize state values
 - iii. Delays parameterize time delays between edge transitions
 - iv. Samples verify and react to output from model under test
 - v. Markers models looping constructs or to insert native HDL subroutine calls

The functionality of these 5 basic constructs are easier to learn compare traditional manual written test benches.

4. <u>Reactive Test Bench Option</u> - Uses a single timing diagram to create testbench rather than the multi-diagram bus-functional models. Report about the performance of simulation is generated using Reactive test benches.




Figure 12: TestBencher Pro's features of generating a bus functional model from multiple diagrams [3]

SynaptiCAD is great tool for automatic test bench creation for different type and complexity of design. However, it has disadvantage of costing a minimum of \$2,500 for the VeriLogger Extreme simulator excluding maintenance fee. The high cost might disincentivize electronic design company and universities in investing SynaptiCAD simulator.

2.3.2 StateCAD by Xilinx

StateCAD [4] tool by Xilinx also does automatic test bench generation using state diagram of the design model as input stimulus. However, StateCAD has been deprecated in ISE 11.1 and will no longer be supporting bug fixes or enhancements to the tool [12].




Figure 13: StateCAD software

2.3.3 VerTGen

VerTGen [13] is an open source tool for automatic test bench generation created from National University of Sciences and Technology Islamabad, Pakistan. The tool uses random vector generation based on certain probability distribution such as binomial or exponential to generate test stimuli for the test bench. This allow faster validation of the circuit design and remove biased of the user on the test stimulus. However, it reduces the accuracy and coverage of the test bench. VerTGen only allows user to generate test bench of simple electronic design (e.x shift register). The overall flow of how VerTGen work is shown in **Figure 14**.




Figure 14: Block diagram of How VerTGen work. [13]

The block diagram in **Figure 14** is composed of 3 main components:

A. File Parsing and input parameters

Verilog design file is inputted to VerTGen and ports are automatically extracted from design. Users are requested by VerTGen's Gui to input parameters:

- 1. Type of Input Input can be either reset, clock, default, and enable.
- 2. Constraints Maximum and Minimum value tested
- Distribution of Input Type of probability distribution included are Random, Erlang, Exponential, Binomial, Poisson, and Uniform. Seed value of randomization can be adjusted.
- 4. <u>No. of vector generation</u> This parameter specifies number of clocks that an input signal needs to stay constate so that the effect of the test stimuli can be propagated to the output for proper verification of the sequential circuit.

B. Test Vector, Clock and Event Generation

For default type inputs, input stimulus generation can be randomized with Verilog language built in tools with different types of probability distribution. Randomization of input stimulus assist in automation and generalization of functional testing. Seed value is acquired from CPU clock so that true random input vectors are generated. If CPU's seed value is not used, random numbers

will only be generated from the initial seed value and thus, generating same stream of random input vectors every run. The user also has the option to input their own seed.

For clock inputs, clock cycle of 50% duty cycle are generate based on users input of clock period and numbers of clock cycle. For reset and enable input, events are used to trigger the sequence of their assertion and de-assertion.

C. GUI of VerTGen

Shown in **Figure 15**, C++ based GUI of VerTGen are demonstrated where user input Verilog design file and input parameters.




Figure 15: VerTGen Gui [13]

- 1. <u>Upload file</u> When 'upload file' button is pressed, directory of the system is shown, and Verilog design file can be selected. If testbench file is selected, error message will be shown.
- 2. <u>Input ports</u> Variables menu list show the extracted input ports where user can select the input ports correspond to the parameters the user want to specify. When the parameters are filled, 'save input' button can be pressed to save the parameters correspond to the input port.
- 3. <u>Type of Inputs</u> Enable, Reset, Clock and Default input type can be selected. If clock input type is selected, half clock period and number of clock cycle parameters are requested. If default input type is selected, constraints and type of probability density function parameters are requested.

- 4. <u>Constraints & Probability Density Function selection</u> Maximum and Minimum value are inputted for testing. User can select type of probability distribution which include Random, Erlang, Exponential, Binomial, Poisson, and Uniform. Seed value can be specified by the user or chosen randomly using CPU's seed value.
- 5. <u>Number of vector generation & 'Generate' test bench button</u> When generate 'button' is pressed, all the input ports, its parameters and number of vector generation are checked if they are specified. If the checks are successful, test bench will be generated.
- 6. <u>Display of Generated Testbench</u> Generated test bench will be displayed on this window. Test bench file is simultaneously generated in the same directory as the design file.

2.3.4 Modeler's Assistant

The paper from [5] demonstrate automatic testbench using Modeler's Assistant [14]. Modeler's assistant generates Process Model Graph (PMG) which is a graphical representation of division of functionality within a VHDL design. Shown in **Figure 16**, large circle in PMG represent process of VHDL design while ports are presented by smaller circle placed on the circumference of larger circle. Black small circle represents a sensitive port. Sensitive ports are ports or signals in the sensitivity list of the given process. The VHDL source for the VHDL design is generated through Modeler's assistant.




Figure 16: Process Model Graph (PMG) generated by Modeler's Assistant for an example circuit [5]

Test stimulus are created using Process Test Generator (PTG) and VHDL source from Modeler's assistant and Control Flow Graph (CFG) is constructed which is a graphical representation of the flow of information for VHDL model. The test stimulus from PTG are used by Hierarchical Behavioral Test Generator (HBTG) which extracts the graphical interconnection and design

information from PMG database and functionality data from each process. Test sequence are generated hierarchically for the whole entity and it is converted to VHDL test bench by Test Bench Generator (TBG) program. This whole process is summarized in the block diagram shown in **Figure 17**.




Figure 17: System block diagram [5]

The paper [1] provides detail explanation on Process Test Generation algorithm, Hierarchical Behavioral Test Generation algorithm and Test Bench Generation algorithm. The paper also presents the method to evaluate the test stimulus generated by the testbench. The simulation result in the paper demonstrates excellent coverage using a complex VHDL code as an example. The simulation result in the paper demonstrates excellent coverage using a complex VHDL code as an example. This paper offers a very sophisticated automatic test bench generation system that uses hierarchy information of VHDL design to generate test bench. This assist the verification engineer task in creating test stimulus to test the functionality of design. However, the downside of this automatic testbench generation system is that Modeler's Assistant is not an open source software and it cost \$30 to view the paper [14] regarding Modeler's Assistant.

2.3.5 Summary of current automatic testbench generator

BugHunter Pro and VeriLogger Extreme simulator [3] from SynaptiCAD use drawn waveform created by the users to generate input stimulus and transferring it to timing diagram of the simulator. However, the tool is very costly with minimum cost of \$2,500. StateCAD [4] tool by Xilinx also does automatic test bench generation using state diagram of the design model as input

stimulus. However, StateCAD has been deprecated in ISE 11.1 and will no longer be supporting bug fixes or enhancements to the tool [12]. StateCAD tool by Xilinx also does automatic test bench generation using state diagram of the design model as input stimulus. The tool uses random vector generation to generate test stimuli for the test bench. This allow faster validation of the circuit design. However, it reduces the accuracy and coverage of the test bench.

The paper [5] offer a very sophisticated automatic test bench generation system that uses hierarchy information of VHDL design to generate test bench. The simulation result in the paper demonstrates excellent coverage using a complex VHDL code as an example. However, Modeler's Assistant is not an open source software and it cost \$30 to view the paper [14] regarding Modeler's Assistant. The proposed automatic HDL test bench generation lack either ease of use, availability or being open source.

Chapter 3 – Methodology

3.1 System Design Overview

Perl (Practical Extraction and Reporting Language) is used over other object-oriented programming language such as Python is due to vast libraries CPAN module for Perl contain. As Perl is an older programming language compare to Python, backbone of signal extraction algorithm has been established which can be found here [15]. Furthermore, Perl is much faster at string manipulation and text processing due to the very powerful regular expression engine. Combined with Perl ability to accommodate wide range of tasks such as GUI development, Perl program is a perfect candidate for automatic testbench generator.

Figure 18 demonstrate the overall block diagram of automatic VHDL testbench generator. The Perl program will extract the input and output ports in the VHDL design and automatically add them to the Graphical User Interface (GUI). GUI will ask user for parameters of clock and I/O (Input/Output) ports of the UUT. After parameters for each of input ports are saved, testbench will be created based on the extracted inputs/outputs and user provided parameters. ModelSim, commercially available HDL simulator, is used to generate the simulation result and perform code coverage. Code coverage allow engineers to evaluate the performance and quality of the tests. The automatic VHDL testbench generator will then be tested using different level of complexity of VHDL code.




Figure 18: Block diagram of automatic VHDL testbench generator

3.2 Backend Design

3.2.1 Signal Extraction Algorithm




Figure 19: Signal extraction algorithm flow diagram

Figure 19 demonstrate the overall flow chart of signal extraction algorithm. Signal extraction algorithm would extract input and output ports from the VHDL design file. Firstly, the VHDL design file is read. 'entity' and 'end \$file' keywords are then search throughout the program and the line number of the keywords found are saved. '\$file' is filename of VHDL design. Using half_adder.vhd as an example, the text between 'entity' and 'end \$file' will be shown in **Figure 20**.

Figure 20: Text in between 'entity' and 'end \$file'

Next, curly bracket ' (' is searched in the text between the 'entity' and 'end \$file'. After curly bracket is found, entity line and 'Port (' is removed along with comments and unnecessary white spaces. Signal along with input/output and vector information have been extracted from the VHDL file shown in **Figure 21**.

```
a: in STD_LOGIC Vector STD_LOGIC Information out STD_LOGIC; carry: out STD_LOGIC;
```

Figure 21: Text after removing entity line and 'Port ('

The extracted text is used for component declaration for UUT in the testbench shown in Figure 22.

```
COMPONENT half_adder

PORT(
a : in STD_LOGIC;
b : in STD_LOGIC;
sum : out STD_LOGIC;
carry : out STD_LOGIC);

END COMPONENT;
```

Figure 22: Component declaration of UUT in testbench

Every line in extracted text is concatenate with 'signal tb_' to declare the input and output signals. 'in' and 'out' string is removed from every line. At the last line, '); ' is removed and semicolon ';'

is added at the end of the string. Input and output signals declaration in testbench is shown in **Figure 23**.

```
-- Inputs & Outputs
signal tb_a : STD_LOGIC;
signal tb_out : STD_LOGIC;
signal tb_sum : STD_LOGIC;
signal tb_carry : STD_LOGIC;
```

Figure 23: Input and Output signals of testbench

Further filtering is required to obtain name of every signal for other part of testbench.

3.2.2 Name and Input/Output information Extraction

Name of signal and input/output information is extracted by searching line by line for a given boundary and finding a certain character or string within the given boundary. The string on the left of found character is push to an array which stored the name of signals and input/output information correspond to the name of signals. This process is shown in **Figure 24** in the form of pseudo code.

```
For each line between 'entity' and 'end $file'

Remove trailing comment

Add spaces at the beginning of each line

If colon ': 'match the string of line

Push the string on left of colon to an array in @ports

If 'STD_LOGIC' match the string of line

Push the string on left of 'STD_LOGIC' to an array in @inOut
```

Figure 24: Pseudo Code for Name extraction

Each ports name is placed in the string '\$port_name => tb_\$port_name' for module instantiation as shown in the example in **Figure 25**.

Figure 25: Instantiation of half adder module in testbench

3.2.3 Complication faced in signal extraction algorithm

Figure 26 demonstrate the complication faced in signal extraction algorithm.




Figure 26: Complication faced in signal extraction algorithm

- 1. <u>Multiple Signals in 1 line</u>: This is a problem because the way how the algorithm extract the name of signal is by searching for colon ':' and extract the string on the left of the colon after space. So, in the case shown in **Figure 26**, 'a,b' will be shown as input port instead of 2 separate port of 'a' and 'b'.
- 2. <u>Upper and Lower case</u>: This is a problem because the algorithm searches the string 'STD_LOGIC' in capital letter and extract the string on the left of 'STD_LOGIC' after space. So, in the case shown in **Figure 26**, 'std_logic' is in lower case and it will not match the string 'STD_LOGIC'. Hence, error message will be shown. Even if the string is in 'STD_LOGIC' upper case, 'OUT' is in upper case letter and error message will be shown as comparison between the string 'OUT' and 'out' is not the same. Hence, the input port 'sum' can't be verified as output. This problem can be easily solved by adding more condition in the appropriate 'If' loop.
- 3. <u>No spaces on the left and right of colon</u>: This is a problem as the algorithm need spaces to identify the name of the port on the left of colon ';'. Without the spaces, the name of port can't be identified, and error message will be shown.
- 4. <u>Port syntax</u>: The ');' syntax should be in the same line as last port declaration in the entity list like 'carry : out STD_LOGIC);'. This is done to prevent the algorithm for misplacing the ');' syntax in various part of the testbench.

Using 'STD_LOGIC_VECTOR' shown in **Figure 27** will not pose problem for algorithm as 'STD_LOGIC' is in the string which allow the algorithm to find the input/output information.

DataIn : in STD_LOGIC_VECTOR (7 downto 0);

Figure 27: 'STD_LOGIC_VECTOR' in port

3.2.4 User provided parameters (Perl's command line version)




Figure 28: Flow chart of user provided parameters process (Perl's command line version)

Perl's command line will be used for user to provide parameter for the given input ports. This provide backbone and rough idea for user provided parameter in GUI version. **Figure 28** demonstrate the flowchart of how Perl's command line request user for parameters for input signals. For each data in array of @inOut, data is checked whether is it an input or output. If the data is an input, Perl's command line will request for type of input based on given signals with 'Signal', 'Reset' and 'Clock' as option. The type of input for given signals will be saved in an array. If 'Signal' is chosen, Perl's command line will request for type of input signal with 'Duty_Cycle', 'Bits' and 'Truth_table'. After type of input signal is chosen, parameters based on respective input signal type will be requested by Perl's command line and the parameters will be saved in respective variable and array. Same can be applied to 'Reset' and 'Clock' input type. **Table 2** demonstrate the parameters requested by Perl's command line for given type of input.

For 'Truth_table' signal input type, the signal name will be saved to truth table variable and following process shown in **Figure 29** will be executed to request for truth table input.

If number of truth table variable is more than 0
Input number of cycles
For each cycle
If not first cycle
Input delay timing
For each value in number of truth table variable
Input truth table input (1/0)

Figure 29: Pseudo code for truth table input parameters

Table 2: Parameters requested by Perl's command line for different type of input and signal

	Signal		Reset	Clock
Duty Cycle	Bits	Truth Table		
Number of Cycle	Number of	Number of	Number of Cycle	-
	Cycle	Cycle		
Input Timing	Delay Timing	Delay Timing	Delay Timing (ns)	Input Timing (ns) with
(ns)	(ns) based on	(ns) based on	based on number	50% duty cycle
	number of	number of	of cycles	
	cycles	cycles		
Duty Cycle (out	Bits data input	Truth table	Input Clock on and	-
of 100)	based on	input (1/0)	Off timing based	
	number of	based on	on number of	
	cycles	number of	cycles	

		truth table variable		
e.g.	e.g.	e.g.	e.g.	e.g.
No. Cycle = 2	No. Cycle = 3	Example for truth table	No. Cycle = 2	Clock Timing (ns) = 50
Timing (ns) = 20	Bits = 0000	input will be shown below	Clock On (ns) = 10	
Duty Cycle (%) = 50	Timing (ns) = 20		Clock Off (ns) = 20	
	Bits = 1111		Clock On (ns) = 30	
	DIG = 1111		Clock Off (ns) = 40	
	Timing (ns) = 10			
	Bits = 1010			
Output:	Output:	Output:	Output:	Output:
tb_a <= '1';	tb_a <= '0000';	Example for	tb_a <= '1';	constant clk_PERIOD1:
wait for 10 ns;	wait for 20 ns;	truth table	wait for 10 ns;	time := 50 ns;
tb_a <= '0';		input will be	tb_a <= '0';	
wait for 10 ns;	tb_a <= '1111';	shown below	wait for 20 ns;	tb_a <= '1';
	wait for 10 ns;			wait for clk_PERIOD1 / 2;
tb_a <= '1';			tb_a <= '1';	tb_a <= '0';
wait for 10 ns;	tb_a <= '1010';		wait for 30 ns;	wait for clk_PERIOD1 / 2;
tb_a <= '0';			tb_a <= '0';	
wait for 10 ns;			wait for 40 ns;	

Figure 30 demonstrate the Perl's command line output for half_adder.vhd. 'Truth table' type of input is chosen for input 'tb_a' and 'tb_b'. Cycle chosen for truth table input is 4. Truth table input of 1 or 0 and delay timing is manually inputted. Automatic generation of truth table input is not enabled in Perl's command line due to the fact the input can't be edited or changed in Perl's command line. In the GUI, automatic generation of truth table inputs will be enabled.

```
Signals input 1: tb_a
Type of Input (Signal/Reset/Clock): Signal
Signal input type (Truth_table/Duty_Cycle/Bits): Truth_table
Signals input 2: tb_b
'ype of Input (Signal/Reset/Clock): Signal
 Signal input type (Truth_table/Duty_Cycle/Bits): Truth_table
Signals output 1: tb_sum
Signals output 2: tb_carry
low many cycle for Truth Table: 4
tb_a input (1/0)? :0
tb_b input (1/0)? :0
Delay Timing: 20
                                          User provided
tb_a input (1/0)? :0
                                          parameters
tb_b input (1/0)? :1
                                          for Truth table
Delay Timing: 20
                                          input
tb_a input (1/0)? :1
tb_b input (1/0)? :0
Delay Timing: 20
tb_a input (1/0)? :1
tb_b input (1/0)? :1
The script has finished successfully! You can now use the file
```

Figure 30: Perl's command line output for half_adder.vhd

Figure 31 demonstrate the stimulus process of testbench generated based on the parameters inputted in **Figure 30**.

```
-- Insert Processes and code here.
-- Stimulus process
stim proc: process
begin
tb a <= '0';
tb_b <= '0';
wait for 20 ns;
tb a <= '0';
tb b <= '1';
wait for 20 ns;
tb a <= '1';
tb b <= '0';
wait for 20 ns;
tb_a <= '1';
tb_b <= '1';
wait;
end process;
```

Figure 31: Stimulus process of testbench generated for half_adder.vhd

3.2.5 Testbench Generator

New file is generated for testbench and testbench syntax of library, entity, architecture, component declaration, inputs/outputs declaration, clock period declaration and instantiation of module is written into the new file as shown in **Figure 32** and **Figure 33**.

```
# Open new vhdl file for testbench
open(my $inF, ">", $new_file_vhd);
# Library
printf($inF "Library IEEE;\n");
printf($inF "use IEEE.STD LOGIC 1164.all;\n");
printf($inF "use IEEE.std_logic_unsigned.all;\n");
printf($inF "use IEEE.std_logic_arith.all;\n");
printf($inF "use IEEE.Numeric_STD.all;\n");
#printf($inF "\n");
#printf($inF "library work;\n");
#my $new_text = join "_", $file, "pkgs.all";
#printf($inF "use work.$new_text;\n");
printf($inF "\n");
printf($inF "\n");
# Entity
printf($inF "-- Declare module entity. Declare module inputs, inouts, and outputs.\n");
printf($inF "entity $new_file is\n");
printf($inF "end $new_file;\n");
printf($inF "\n");
# Architecture
printf($inF "-- Begin module architecture/code.\n");
printf($inF "ARCHITECTURE behavior OF $new_file IS\n");
printf($inF "\n");
# Component
print ($inF "COMPONENT $file\n");
                                      #print first line
print ($inF " PORT(\n");
                                        #print second line
my $out= join "\n\t", @ports;
print ($inF "$out\t\n\t\nEND COMPONENT;\n"); #print ports and last couple of lines
print ($inF "\n");
```

Figure 32: Testbench syntax of Library, Entity, Architecture, Component

```
# Input and Outputs
printf($inF "-- Inputs & Outputs\n");
printf($inF "$out3\n");
# Clock Constant
printf($inF "-- *** Instantiate Constants ***\n");
if ($no_clock != 0)
{
        for (my $i=1; $i <= $no_clock; $i++)
                printf($inF "constant clk_PERIOD$i: time := $clock[$i-1] ns;\n");
                printf($inF "\n");
        }
}
# Instantiate UUT
printf($inF "BEGIN\n");
printf($inF "\n");
printf($inF "-- Instantiate the UUT module.\n");
printf($inF "uut : $file\nport map ("); #print first line
printf($inF "\n\t$out2);\n\n");
printf($inF "\n");
```

Figure 33: Testbench syntax of inputs/output declaration, clock constant and instantiation of UUT

Using the saved parameter of name of input signal, signal input type, number of cycles, number of data, timing information, data information in their respective array and variable, these parameters are written into the new file. **Figure 34**, **Figure 35**, **Figure 36**, and **Figure 37** demonstrate the code snippets of generation of testbench syntax for clock, reset, signal and truth table process respectively.

A. Clock Process

```
# Generate Clock
                          Number of Clock
if ($no_clock != 0)
                          Variable
printf($inF "-- Generate necessary clocks.\n");
                                                    Name of Clock
                                                    variable
        for (my $i=1; $i <= $no_clock; $i++)
                printf($inF "Clk_process$i: process\n");
                printf($inF "begin\n");
                printf($inF "\ttb $clock port[$i-1] <= '1';\n");</pre>
                printf($inF "\twait for clk_PERIOD$i / 2;\n");
                printf($inF "\ttb_$clock_port[$i-1] <= '0';\n");</pre>
                printf($inF "\twait for clk_PERIOD$i / 2;\n");
                printf($inF "end process;\n");
                printf($inF "\n");
                                                    Clock Period
        }
}
```

Figure 34: Clock process generation

B. Reset Process

```
Number of Reset
# Reset
if ($no_reset != 0)
                                    Variable
printf($inF "-- Toggle the resets.\n")
        for (my $i=1; $i <= $no_reset; $i++)
                                                       Number of Cycle
                printf($inF "reset$i: process\n");
                                                      for given input
                printf($inF "begin\n");
                                                                           Name of signal
                for (my $j=0; $j <= $reset_cycle[$i-1] - 1; $j++)
                         printf($inF "\ttb $reset_port[$i-1] <= '1';\n");</pre>
                         printf($inF "\twait for $reset_on[$i-1][$j] ns;\n");
                         printf($inF "\ttb_$reset_port[$1-1] <= '0';\\n");</pre>
                         printf($inF "\twait for $reset_off[$i-1][$j] \\alphas;\n");
                }
                printf($inF "\ttb_$reset_port[$i-1] <= '1';\n");</pre>
                                                                       Clock on and off
                printf($inF "\twait;\n");
                                                                       timing detail
                printf($inF "end process;\n");
                printf($inF "\n");
}
```

Figure 35: Reset process generation

C. Signal Process

```
# Stimulus process
if ($no_signal_input != 0)
                                           Number of Signal
printf($inF "-- Insert Processes and code here.\n"); input Variable
      for (my $i=1; $i <= $no_signal_input; $i++)
                                                                     If signal input match truth
      {
             my $signal_match = '0';
                                                                     table input variables, it will
             for (my k=0; k <= no_truth_table - 1; <math>k++)
                                                                     jump to truth table process
                   if ($signal_input[$i-1] =~ $signal_truthTable[$k])
                                                                     in Figure 37.
                          $signal_match = '1';
             if ($signal_match =~ '0')
                   printf($inF "-- Stimulus process$i\n");
                                                             Number of Duty
                   printf($inF "$signal_input[$i-1]: process\n");
printf($inF "begin\n");
                                                             Cycle Signal input
                   if ($signal_input_type[$i-1] =~ "Duty_Cycle")
                                                                          Name of Duty Cycle Input
                          for (my $j=0; $j <= $signal_cycle_DC[$i-1] - 1; $j++)
                                printf($inF "wait for $delay_on ns;\n");
                                Duty Cycle (%)
                                                                                        Duty Cycle
                                                                                        input timing
                elsif ($signal_input_type[$i-1] =~ "Bits")
                                                                                   Number of Duty
                        for (my $j=0; $j <= $signal_cycle_bits[$i-1] - 1; $j++)
                        {
                                                                                   Cycle Signal input
                                if (\$j > 0)
                                printf($inF "wait for $signal_input_delay[$i-1][$j]_ns;\n"); Delay timing for Bits
                                printf($inF "tb $signal_input[$i-1] <= $signal_input_bits[$i-1][$j]' \n");</pre>
                        }
                                                    Name of signals
                                                                                        Bits data
                printf($inF "wait;\n");
                printf($inF "end process;\n");
                printf($inF "\n");
         }
 }
```

Figure 36: Signal process generation

```
if (5no_truth_table \rightarrow 0) Number of truth table
{
         printf($inF "-- Stimulus process\n");
         printf($inF "stim_proc: process\n"); Number of cycles for truth table inputs
         printf($inF "begin\n");
         for (my $i=0; $i <= $cycle_truthTable - 1; $i++)
                                                                    Input delay
                  if ($i > 0)
                          printf($inF "wait for $input_delay[$i] ns;\n\n");
                 for (my j=0; j <= no_truth_table - 1; <math>j++)
                          printf($inF "tb_$signal_truthTable[$j] <= '$input_truthTable[$i][$j]';\n");</pre>
                 }
<u>in</u>
        printf($inF "wait;\n");
printf($inF "end process;\n");
printf($inF "\n");
                                                 Name of signals
                                                                               Truth table data
                                                 for truth table
}
```

Figure 37: Truth table process generation

}

3.3 Frontend Design

3.3.1 Graphical User Interface (GUI)

Development of GUI is crucial for automatic VHDL testbench generator as it allow the program to be user-friendly. Using command line as input reduce the flexibility for the user to edit the inputted data. Furthermore, use of command line might be more prone to error as mistyped data can't be edited. Due to GUI being user-friendly, use of GUI has advantage of consuming lesser time to input data. Truth table input can be automatically generated and edited with the help of GUI making the process more intuitive. Tk library is used for Perl GUI development. **Figure 38** demonstrate the main page GUI of automatic testbench generator and **Table 3** demonstrate the list of controls in the main page.




Figure 38: GUI main page

Table 3: List of controls in the main page

Controls	Function
1 – Upload file	When 'upload file' button is pressed, directory of the system is shown, and VHDL design file can be selected. If testbench file is selected, error message will be shown.
2 – Toggle page	Toggle between main page and truth table page
3 – Menu list for	Variables menu list show the extracted input ports where user can select
Input ports	the input ports
4 – Type of Input	Signal, Reset, and Clock input type can be selected.

5 – Signal Timing	When signal type is selected, user can input the number of cycle and saved		
Input	it. Duty cycle, Bits and Truth table signal input type can be selected, and		
	'timing details' button will request for input parameters correspond to the		
	signal input type and number of cycles.		
6 – Reset Timing	When reset type is selected, user can input the number of cycle and saved		
Input	it. 'timing details' button will request input parameters based on number		
	of cycles.		
7 – Clock Timing	When clock type is selected, user can input clock timing in nanoseconds		
Input	with duty cycle set to 50%.		
8 - Saved and	After all the parameters are inputted for given input port, 'saved' button is		
Generate	pressed to save the parameters. After all the all the input ports have been		
	saved with parameters, 'generate' button is pressed to generate testbench.		
	Testbench will be automatically added in the directory of where VHDL		
	design file is uploaded.		




Figure 39: Flowchart of GUI process

Figure 39 demonstrate the flow chart of GUI process. VHDL file is uploaded to the GUI and input/output port extraction algorithm is used. Extracted ports will be displayed in the menu list. User can select their desired input type and input the parameters correspond to the input type as discussed in detail before under **Chapter 3.2.4** named 'User Provided Parameters (Perl's command line version)'. Once parameters are filled, 'saved' button can be pressed to save the parameters correspond to the input port. This process is repeated for every input ports.

Once all the input ports are filled with desired parameters, 'generate' button is pressed and new file will be created. All the relevant testbench syntax and parameters will be written to the new file as discussed before under **Chapter 3.2.5** named 'Testbench Generator'. The variables and array that stored all the parameters are reset to 0 when 'generate' button is pressed.

3.3.2 User Provided Parameters (GUI version)

When 'Timing Details' button is pressed, a window will pop up and request user for parameters correspond to their respective input type and number of cycles as shown below.

A. Duty Cycle Signal input in GUI




Figure 40: Duty Cycle Signal input in GUI

B. Bits Signal input in GUI




Figure 41: Bits Signal input in GUI with 2 cycle

C. Truth Table input in GUI

For truth table input, name of input port is saved to truth table variable. After all the desired truth table variable is saved, 'Truth Table' page can be toggled. 'update' button is pressed to update all the desired truth table variable into truth table. The input of truth table is automatically filled with all the possible combination for a truth table based on number of truth table variable. The input of truth table can be changed to 0 or 1 which allow flexibility in the design. Delay timing can be inputted at the bottom of GUI and truth table input can be saved. 'Generate' button in the main page can be pressed to generate testbench with truth table input. **Figure 42** and **Figure 43** demonstrate truth table input in GUI with 2 and 3 truth table variables respectively.




Figure 42: Truth Table input in GUI with 2 truth table variables




Figure 43: Truth Table input in GUI with 3 truth table variables

D. Reset Input in GUI




Figure 44: Reset input in GUI with 2 cycle

E. Clock Input in GUI



Figure 45: Clock Input in GUI

3.4 Improvement to automatic testbench generation tool

The ability to save user provided parameters to a text file is very convenient feature for user. This remove the hassle of re-entering the parameters and allow the user to edit the parameters of the design at a later date.

VHDL design file is read and text file with port name, input/output information and vector information are generated. Template for selecting the parameters based on type of input is generated in the testbench. User can input their desired parameters by editing the text file. Testbench is generated based on the information on the text file. The block diagram of this feature is shown in **Figure 46**.




Figure 46: Block diagram of saving parameters feature

A. Read Perl Program

VHDL design file is read, and signal extraction algorithm is used to extract port name, input/output information and vector information. Perl program will select the type of input for input ports by searching input ports name for particular keyword. The pseudocode shown in **Figure 47** will demonstrate this process.

```
If it is input

If port name match 'Rst' or 'rst' or 'Reset' or 'reset'

Template for reset input type parameters is written to text file

Elseif port name match 'Clk' or 'clk' or 'Clock' or 'clock'

Template for clock input type parameters is written to text file

Else

Template of signal input type parameters is written to text file

Else

Template of signal input type parameters is written to text file

Else it is output

Write signal output information to text file

Else

Return error
```

Figure 47: Pseudocode for auto selection input type in Perl program

To generate Truth table input, Perl program take the input ports that have been categorized to signal input type and generate all combination of truth table input for the given input ports. The combination of truth table input is written to text file at the bottom of the page.

The extracted information is written to text file along with the template for selecting the parameters based on the type of input. The text file is named using concatenation of filename and '_stimulus' (E.g. half_adder_stimulus.txt).

B. Text file

Figure 48, 49, 50 and 51 demonstrate the text file with template for selecting parameters based on the type of input. For signal input type, duty cycle, bits or truth table signal input type can be chosen and parameters on the chosen signal input type can be filled. The truth table input can be edited at the bottom of the text file by deleting or adding text according to the user desired parameters.




Figure 48: Text file using RS232 design as example




Figure 49: Text file with truth table input type

```
Signal output 1 == DataOut1 : out STD_LOGIC_VECTOR (7 downto 0);
Signal output 2 == DataOut2 : out STD_LOGIC);
```

Figure 50: Text file with output signal

There are some criteria that needed to be meet in order for the algorithm to function correctly. The criteria are as follows:

1. The parameters for non-chosen signal input type must be left blank to not confused the algorithm. **Figure 51** demonstrate what should not be done in the text file.




Figure 51: Parameters for non-chosen signal input type are filled.

2. There must have space between the colon ':' when filling up the parameters unlike the example shown in **Figure 52**.

```
Input Type (Duty_Cycle/Bits/Truth_Table) :Duty_Cycle

Duty Cycle Input Type
How many Cycle :2
Signals input Period in (ns) :100
Signals input 3 duty cycle (out of 100) :50
```

Figure 52: No spaces after colon ':'

C. Write Perl Program

Perl program read the text file and certain string are search throughout the program to extract all the relevant information. The extracted information is then sorted to respective array and testbench is generated. **Figure 53, 54, 55 and 57** demonstrate the pseudocode for extracting relevant information in the text file and sorting the extracted information.

```
For each line in the text file

If 'Signal input' is found in the line

Save the line number to an array

If equal and colon symbols '=:' is found

Save input signal to an array (e.g. Reset : in STD_LOGIC;)

If colon ':' is found

Save input port name on the left of colon (e.g. Reset)

Else if 'Signal output' is found in the line

Save the (line number – 1) to an array

If 2 equal symbols '==' is found

Save output signal to an array (e.g. DataOut1 : out STD_LOGIC;)

If colon ':' is found

Save input port name on the left of colon (e.g. DataOut1)
```

Figure 53: Extraction of signal input port from text file

```
For each number of input data
       If 'Rst' or 'rst' or 'Reset' or 'reset' is found
                Set type as Reset
                Save port name as into reset array
        Else if 'Clk' or 'clk' or 'Clock' or 'clock' is found
                Set type as Clock
                Save port name as into clock array
        Else
                Set type as signal
                Save port name as into signal array
        For each line between signal input section (e.g. line between Signal input 1 and 2)
                If type is Reset
                        If colon ':' is found, on the right of colon
                                Save Reset Parameter to an array
                If type is Clock
                        If colon ':' is found, on the right of colon
                                Save Clock Parameter to an array
                If type is Signal
                        If colon ':' is found, on the right of colon
                                Save Signal Parameter to an array
                                 Save the number of Signal parameter found
        If number of signal parameter is not 0
                Save the number of Signal parameter found to an array
```

Figure 54: Extraction of input parameters from text file

```
For each data in reset array
```

For each 3 runs

Separate 3 parameters (number of cycles, clock on and off timing) to their respective reset input port

For each number of signal input

If signal input is 'Duty Cycle'

For each number of Signal parameter found

Separate 3 parameters (number of cycles, input timing and duty cycle) to their respective signal input port

Else if signal input is 'Bits'

For each number of Signal parameter found

Separate parameters (Bits and delay timing) to their respective signal input port

Figure 55: Sorting of input variable

For 'Bits' input type, the number of input parameters are variable shown in **Figure 56**. Unlike 'Bits' input type, 'reset' and 'Duty Cycle' input type has fixed input parameters of 3. 'Clock' input type has fixed input parameters of 1. Thus, number of Signal parameter found is saved to keep track of number of input parameters.

```
-- Bits Input Type -- -- Bits Input Type -- Bits1 : 0000 Bits1 : 0000

Delay Timing in (ns) : 20 Delay Timing in (ns) : 20 Bits2 : 0001

Delay Timing in (ns) : Delay Timing in (ns) : 30 Bits3 : 1111
```

Figure 56: 3 input variables (left) vs 5 input variables (right)

```
For each line in truth table section

If line has 'Time'

If colon ':' is found, on the right of colon

Save delay timing input to an array

Else

Split each line to different column and saved it to an array
```

Figure 57: Extraction and sorting of truth table input

After all the parameters have extracted and sorted, the saved arrays and variable are used to generate testbench as discussed in **Chapter 3.2.5** name 'Testbench Generator'. This feature of saving parameters of signals is not implemented with GUI due to time constraint.

Chapter 4 – Results and Discussion

4.1 Overview

In order to demonstrate the working of this automatic testbench generation tool, complete testbench generation flow is shown using example of half-adder design (Asynchronous Design), clock divider design (Synchronous Design) and transmitter of RS232 (Finite-State Machine implementation design). The testbench generated for these designs are simulated using Xilinx's ISE tool and the simulation results are verified.

To demonstrate the diversity of design the testbench generation tool can handle, asynchronous design, synchronous design and state machine implementation design are used. An asynchronous design is a design where state of device can be change at any time in response to changing inputs. It does not rely on the main clock signal. Synchronous design on the other hand is a design where the state of the device changes only at discrete times in response to a clock signal. Finite-state machine is behavior modelling of design of hardware digital systems. It is used to represent and control execution flow using finite number of states.

4.2 Asynchronous Design (Half-adder circuit)

```
library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3
 4
5
   entity half adder is
 6
     Port ( a : in STD LOGIC;
7
              b : in STD LOGIC;
              sum : out STD LOGIC;
8
              carry : out STD LOGIC);
9
   end half adder;
10
11
   architecture Behavioral of half adder is
12
13
14
   begin
15
      sum <= a xor b;
16
      carry <= a and b;
17
18
19 end Behavioral;
```

Figure 58: Half adder VHDL design file (half_adder.vhd)

As explained earlier, the user only needs to input VHDL design file, input type and parameters correspond to the input type like clock timing, duty cycle, bits data etc. The following are simple steps for user to generate VHDL testbench of half adder design using this tool.

 User need to upload the half_adder.vhd file shown in Figure 58 from any local directory by pressing the 'upload' button in the GUI. The director of half_adder.vhd file will be shown in the text box.




Figure 59: GUI main page for half adder design

- 2) User can select input ports via the menu list and select the input type via the check box. Parameters correspond to input type can be filled. In the case of half adder, inputs would include *a* and *b* with both having same types *signal* and *truth table*. Parameters are saved by pressing the 'Saved' button.
- 3) After all the input and their corresponding parameters are saved, the next step is to toggle to truth table page since truth table input type is chosen and pressed the 'update' button. Truth table input with all the possible combination is generated for input a and b. Delay timing of 20ns is inputted. 'saved' button is pressed to save truth table input and delay timing.




Figure 60: Truth table page for half adder design

4) The final step is to press the 'generate' button back at the main page. The half adder testbench will be generated in the same directory the user inputted the half_adder.vhd file. 'half_adder_tb.vhd' testbench file is shown in **Figure 61**.

```
1 Library IEEE;
 2 use IEEE.STD LOGIC 1164.all;
 3
 4
 5
   -- Declare module entity. Declare module i
 6 entity half adder tb is
 7 end half adder tb;
 8
9
   -- Begin module architecture/code.
10 ARCHITECTURE behavior OF half adder tb IS
11
                                       39 -- Insert Processes and code here.
12 COMPONENT half adder
                                      40 -- Stimulus process
41 stim proc: process
42 begin
43 wait for 20 ns;
13 PORT (
14 a : in STD LOGIC;
     b : in STD LOGIC;
15
     carry : out STD_LOGIC;
16
17
                                      44
                                       45 tb a <= '0';
18
19 END COMPONENT;
                                       46 tb b <= '0';
20
                                       47 wait for 20 ns;
21 -- Inputs & Outputs
28 BEGIN
                                       55 wait for 20 ns;
29
   -- Instantiate the UUT module. 56
30
31 uut : half_adder
                                      57 tb a <= '1';
32 port map (
                                       58 tb b <= '1';
    a => tb a,
                                       59 wait;
33
     b => tb b,
34
                                       60 end process;
     sum => tb_sum,
35
                                       61
36
     carry => tb_carry);
                                       62 END behavior; -- architecture
```

Figure 61: Testbench generated using automatic testbench tool

The text file generated for saving half adder parameters is shown in **Figure 62** and **63**. This feature is not implemented with the GUI where the inputted parameter will not be automatically saved to text file. User have to retype the parameters in the text file. Text file is named 'half_adder_stimulus'. The testbench generated using text file are similar to the testbench in **Figure 61**.

```
Signal input 2 =: b : in STD_LOGIC;
Signal input 1 =: a : in STD_LOGIC;
.....
                                             -- Signal Input Type --
-- Signal Input Type --
                                 User input
Input Type (Duty_Cycle/Bits/Truth_Table) : Truth_Table Input Type (Duty_Cycle/Bits/Truth_Table) : Truth_Table
                                             Duty Cycle Input Type
Duty Cycle Input Type
                                            How many Cycle :
How many Cycle :
                                            Signals input Period in (ns) :
Signals input Period in (ns) :
                                            Signals input 2 duty cycle (out of 100) :
Signals input 1 duty cycle (out of 100) :
                                             -- Bits Input Type --
-- Bits Input Type --
                                            Bits1:
Bits1:
Delay Timing in (ns):
                                            Delay Timing in (ns):
                                             Bits2:
Bits2 :
                                            Delay Timing in (ns) :
Delay Timing in (ns) :
Bits3 :
                                            Bits3 :
                     Figure 62: Text file for saving half adder parameters (part 1)
                      Signal output 1 == sum : out STD LOGIC;
                      Signal output 2 == carry : out STD LOGIC);
                      -- Truth Table Input Type --
                      Do You Want Truth Table Inputs (Yes/No) : Yes
                      а
                           b
                      0
                           0
                      0
                           1
                      1
                           0
                      1
                           1
                      Time : 20
```

Figure 63: Text file for saving half adder parameters (part 2)

As shown in simulation results in **Figure 64**, timing detail is 20ns as inputted in the design. The functionality of the half adder design is verified using truth table of half adder shown in **Table 4** as explained **Chapter 1.1**. For example, between 40ns to 60ns in the simulation, tb_a and tb_b input is 0 and 1 respectively. tb_sum and tb_carry output is 1 and 0 respectively which is verified to be the correct output using truth table of half adder.




Figure 64: Simulation Results for half adder design

 Table 4: Truth Table of half adder

Inputs		Outputs	
Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

4.3 Synchronous Design (Clock divider Design)

```
library IEEE;
use IEEE STD LOGIC 1164 ALL;
Use ieee.std_logic_unsigned.all;
entity Counter is
   Port ( Clk : in STD LOGIC;
          Reset : in STD_LOGIC;
          clk divider2 : out STD LOGIC;
          clk divider4 : out STD LOGIC;
          countout : out STD_LOGIC_VECTOR (3 downto 0));
end Counter;
architecture Behavioral of Counter is
Signal int_count: std_logic_vector(3 downto 0):= (others => '0');
begin
   Process (Clk, reset)
   begin
         if (reset = '0') then
           int count <= (others => '0');
         elsif rising_edge (clk) then
           --if (int_count = "1001") then
              --int count <= (others => '0');
           --else
             int count <= int count + '1';
           --end if;
         end if;
   end Process;
   countout <= int_count;
   clk_divider2 <= int_count(0);
   clk divider4 <= int count(1);
end Behavioral;
```

Figure 65: Clock divider VHDL design file (Counter.vhd)

Figure 65 demonstrate code for clock divider VHDL design and Counter.vhd is uploaded to the automatic testbench generator. Parameters are inputted for *Clk* and *Reset* input ports are as follow:

Clk input port

Input type: Clock

Clock Timing in (ns): 20




Figure 66: Parameters for Clk input port

Reset input port

Input type: Reset

No. Cycle: 2

Timing Details:

Clock On Timing in (ns): 5

Clock Off Timing in (ns): 25

Clock On Timing in (ns): 100

Clock Off Timing in (ns): 5




Figure 67: Parameters for Reset input port

```
-- Instantiate the UUT module.
                                                            uut : Counter
                                                            port map (
                                                               Clk => tb_Clk,
Reset => tb_Reset,
Library IEEE;
use IEEE.STD LOGIC 1164.all;
                                                               clk_divider2 => tb_clk_divider2,
clk_divider4 => tb_clk_divider4,
-- Declare module entity. Declare module inputs, inouts,
                                                               countout => tb_countout);
entity Counter tb is
end Counter tb;
                                                             -- Generate necessary clocks.
-- Begin module architecture/code.
                                                            Clk process1: process
ARCHITECTURE behavior OF Counter_tb IS
                                                            begin
                                                               tb_Clk <= '1';
COMPONENT Counter
                                                               wait for clk PERIOD1 / 2;
PORT (
                                                               tb Clk <= '0';
Clk : in STD LOGIC;
                                                               wait for clk_PERIOD1 / 2;
  Reset : in STD LOGIC;
                                                            end process;
   clk divider2 : out STD LOGIC;
   clk divider4 : out STD LOGIC;
                                                            -- Toggle the resets.
   countout : out STD_LOGIC_VECTOR (3 downto 0));
                                                            reset1: process
                                                            begin
                                                               tb Reset <= '1';
END COMPONENT;
                                                               wait for 5 ns;
                                                               tb Reset <= '0';
-- Inputs & Outputs
                                                               wait for 25 ns;
   signal tb_Clk : STD_LOGIC;
                                                               tb Reset <= '1';
   signal tb Reset : STD LOGIC;
                                                               wait for 100 ns;
   signal tb clk divider2 : STD LOGIC;
                                                               tb Reset <= '0';
   signal tb_clk_divider4 : STD_LOGIC;
                                                               wait for 5 ns;
   signal tb countout : STD LOGIC VECTOR (3 downto 0);
                                                               wait:
                                                            end process;
-- *** Instantiate Constants ***
constant clk PERIOD1: time := 20 ns;
                                                             END behavior; -- architecture
```

Figure 68: Testbench generated for clock divider design

Figure 69: Text file for clock divider design

The way how this clock divider work is that counter will count clock cycle at every rising edge of the clock when *reset* input port is 1. The counter has 4 bit which can count from "0000" to "1111" in binary. The counter will reset back to "0000" when *reset* input port is 0 or counter reach "1111" and re-start the counter. At every change in LSB (Least Significant Bit) for *countout(3 downto 0)* output port, clock will divide by 2 shown in **Figure 70**. At every change in second LSB for *countout(3 downto 0)* output port, clock will divide by 4 as shown **Figure 70**. This behavior is shown in simulation results in **Figure 71**. Furthermore, the reset timing is the same as the specified parameters highlighted in blue line in **Figure 71**.




Figure 70: Clock divider expected outcome




Figure 71: Simulation result for clock divider

4.4 Finite-State Machine Implementation Design (Transmitter of RS232 design)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std_logic_unsigned.all;
entity Rs232Txd is
  Port ( Send : in STD_LOGIC;
        DataIn : in STD LOGIC VECTOR (7 downto 0);
        Reset : in STD LOGIC;
        Clock16x : in STD LOGIC;
        Txd : out STD LOGIC);
end Rs232Txd;
architecture Rs232Txd Arch of Rs232Txd is
attribute enum encoding: string;
-- state definitions
type stateType is (stIdle, stData, stStop, stTxdCompleted);
attribute enum_encoding of stateType: type is "00 01 11 10";
signal presState: stateType;
signal nextState: stateType:
signal iTxd, iSend1, iSend2, iReset, iClock1xEnable, iEnableTxdBuffer, iEnableShift: std logic;
signal iTxdBuffer: std logic vector (8 downto 0);
signal iClockDiv: std_logic_vector (3 downto 0);
signal iClock1x: std logic;
signal iNoBitsSent: std logic vector (3 downto 0);
 begin
    process (Clock16x)
       begin
       if Clock16x'event and Clock16x = '1' then
           if Reset = '1' or iReset = '1' then
             iSend1 <= '0';
             iSend2 <= '0';
             iClock1xEnable <= '0';
              iEnableTxdBuffer <= '0';</pre>
              iClockDiv <= (others=>'0');
           else
              iSend1 <= Send:
              iSend2 <= iSend1;
              if iClock1xEnable = '1' then
                 iClockDiv <= iClockDiv + '1';</pre>
              elsif iSend1 = '0' and iSend2 = '1' then
                 iClock1xEnable <= '1';
                 iEnableTxdBuffer <= '1';
              end if;
           end if;
       end if:
    end process;
 iClock1x <= iClockDiv(3);
```

Figure 72: VHDL code of Transmitter of RS232 design (RS232Txd.vhd) (part 1)

```
process (iClock1xEnable, iClock1x)
      begin
         if iClock1xEnable = '0' then
            iNoBitsSent <= (others=>'0');
            iTxdBuffer <= (others=>'0');
            iTxd <= '1';
            presState <= stIdle;
         elsif iClock1x'event and iClock1x = '1' then
            iNoBitsSent <= iNoBitsSent + '1';
            presState <= nextState;
            if iEnableTxdBuffer = '1' then
               iTxdBuffer <= DataIn & '0';
               if iEnableShift = '1' then
                  iTxd <= iTxdBuffer(0);</pre>
                  iTxdBuffer <= '1' & iTxdBuffer(8 downto 1);</pre>
                  end if;
            end if;
         end if:
      end process;
Txd <= iTxd;
     process (presState, iClock1xEnable, iNoBitsSent)
     begin
      -- signal defaults
     iReset <= '0';
     iEnableShift <= '0';
      case presState is
        when stIdle =>
           if iClock1xEnable = '1' then
              nextState <= stData;
              nextState <= stIdle;
            end if;
         when stData =>
           if iNoBitsSent = "1010" then
              iEnableShift <= '0';
               nextState <= stStop;
            else
              iEnableShift <= '1';
              nextState <= stData;
            end if;
         when stStop =>
           nextState <= stTxdCompleted;</pre>
         when stTxdCompleted =>
           iReset <= '1';
           nextState <= stIdle;
      end case;
      end process;
end Rs232Txd Arch;
```

Figure 73: VHDL code of Transmitter of RS232 design (RS232Txd.vhd) (part 2)

Figure 72 and **73** demonstrate code for transmitter of Rs232 design and RS232Txd.vhd is uploaded to the automatic testbench generator. Parameters are inputted for *Send, DataIn, Reset* and *Clock16x* input ports are as follow:

Send input port

Input type: Reset (Note: Send input port is an enable signal. Thus. Reset input type is used)

No. Cycle: 2

Timing Details:

Clock On Timing in (ns): 10

Clock Off Timing in (ns): 25

Clock On Timing in (ns): 100

Clock Off Timing in (ns): 1




Figure 74: Parameters for enable signal and Rs232Txd.vhd

DataIn input port

Input type: Signal

No. Cycle: 1

Signal type: Bits

Timing Details:

Bits: 10101010




Figure 75: Parameter for bit signal input type and Rs232Txd.vhd

Reset input port

Input type: Reset

No. Cycle: 1

Timing Details:

Clock On Timing in (ns): 5

Clock Off Timing in (ns): 10




Figure 76: Parameter for reset input type and Rs232Txd.vhd

Clock16x input port

Input type: Clock

Clock Timing (ns): 10




Figure 77: Parameter for clock input type and Rs232Txd.vhd

```
-- Generate necessary clocks.
Library IEEE;
                                                      Clk process1: process
use IEEE.STD_LOGIC_1164.all;
                                                      begin
                                                         tb_Clock16x <= '1';
                                                         wait for clk PERIOD1 / 2;
-- Declare module entity. Declare module inputs, inou
                                                         tb Clock16x <= '0';
entity Rs232Txd_tb is
                                                         wait for clk_PERIOD1 / 2;
end Rs232Txd tb;
                                                      end process;
-- Begin module architecture/code.
                                                      -- Toggle the resets.
ARCHITECTURE behavior OF Rs232Txd_tb IS
                                                      reset1: process
                                                      begin
COMPONENT Rs232Txd
                                                         tb Reset <= '1';
 PORT (
                                                         wait for 5 ns;
Send : in STD LOGIC;
                                                         tb Reset <= '0';
  DataIn : in STD LOGIC VECTOR (7 downto 0);
                                                         wait for 10 ns;
  Reset : in STD_LOGIC;
                                                         wait;
  Clock16x : in STD_LOGIC;
                                                      end process;
  Txd : out STD_LOGIC);
                                                      reset2: process
END COMPONENT;
                                                      begin
                                                         tb Send <= '1';
-- Inputs & Outputs
                                                         wait for 10 ns;
  signal tb Send : STD LOGIC;
                                                         tb Send <= '0';
   signal tb_DataIn : STD_LOGIC_VECTOR (7 downto 0);
                                                         wait for 10 ns;
   signal tb_Reset : STD_LOGIC;
                                                         tb Send <= '1';
   signal tb_Clock16x : STD_LOGIC;
                                                         wait for 100 ns;
   signal tb Txd : STD LOGIC;
                                                         tb Send <= '0';
                                                         wait for 1 ns;
-- *** Instantiate Constants ***
constant clk PERIOD1: time := 10 ns;
                                                         wait:
                                                      end process;
BEGIN
                                                      -- Insert Processes and code here.
                                                      -- Stimulus process1
-- Instantiate the UUT module.
                                                      DataIn: process
uut : Rs232Txd
                                                      begin
port map (
  Send => tb_Send,
                                                      tb_DataIn <= "1010101010";
  DataIn => tb DataIn,
                                                      wait;
  Reset => tb_Reset,
                                                      end process;
  Clock16x => tb_Clock16x,
   Txd => tb Txd);
                                                      END behavior; -- architecture
```

Figure 78: Testbench generated for Rs232Txd.vhd




Figure 79: Simulation Results for transmitter of RS232 design

Data input of "10101010" is inputted to transmitter design. The design will store this data in a buffer and send it serially bit by bit after *send* signal transition from high to low. As shown in **Figure 79**, send bit is shown along with output of the design *Txd*. The design will output start bit and data from LSB to MSB. Hence, in simulation result in **Figure 79**, output of "001010101" is shown. This verified the testbench generated are indeed correct.

4.5 Limitation of automatic testbench generator

This testbench generator only allow generation of testbench for medium complexity design such as RS232. However, as design get more complicated, there will more input ports and more parameters are needed to fill. This might cause confusion for the users as the GUI are not intuitive enough to handle so many parameters. For example, if the number of cycles increase beyond 16, the GUI is not intuitive enough to show all the parameters on screen.

Furthermore, this testbench generator is not integrated with HDL compiler. Hence, it will not simulate the results automatically after the testbench is generated. This might be tedious for the user as they need to launch as HDL compiler, copy the design and the generated testbench to the HDL compiler. Other quality of life feature could be added to this testbench to further enhance the user experience such as:

- Button for changing timing input to another metric such as millisecond, microsecond instead of just nanosecond timing.
- Clock on and off timing could be toggle using the clock timing. This allow easy input on when to set the signal high or low.

Code coverage is not analyzed in the result session because Modelsim student edition is unavailable for student anymore due to some changes in US law [16]. Other tools are either unavailable for student or it is required to buy the software.

Chapter 5 - Conclusion

5.1 Summary

Design verification process is one of the most time-consuming processes in semi-conductor industry. As complexity of electronic design continue to increase, verification process become more time consuming. Sacrificing verification time to market the product as early as possible might lead to more bugs found in consumers' product. Furthermore, commercially available automatic testbench tools are either too costly like Testbencher from Synapticad or not available like StateCAD from Xilinx. Hence, automatic testbench generation was developed with intention to reduce the amount time and effort to generate testbench by reducing the amount of hard coding of testbench.

It can be observed in **chapter 4** that the results displayed effectiveness in generating testbench up to medium complexity. The automatic testbench tool is able to use the design file and user input parameters to generate testbench successfully. Furthermore, with addition of GUI, the tool is simple and user friendly which could potentially help people with little to no prior knowledge about VHDL to learn about VHDL. However, there is limitation to this tool mainly it can only generate testbench with medium complexity of HDL design like serial communication protocol design. For more complex testbench generation tool, Testbencher from Synapticad is recommended due to its wide range features to accommodate more complex design.

5.2 Future Improvement

There are plenty room for improvements in current version of automatic testbench generation tool. The following list some of suggestion could be implemented for improvement:

- 1) Implement saving parameters on text file with GUI: After inputting parameters in the GUI, text file is automatically generated with inputted parameters. GUI is able to read the text file and fill in the saved parameters to the GUI. This allow user to edit the parameters and generate testbench easily and conveniently. Current tool does not allow automatic filling of parameters in text file and GUI is not able to read the parameter file.
- 2) <u>Waveform Editor</u>: Editing the testbench using simulated waveform allow easy and fast generation of testbench. Drawn waveform are easier to edit on small testbenches compare to raw VHDL or Verilog code. This feature is available in WaveFormer from Synapticad.

3) <u>Hierarchical Behavioral Test Generator (HBTG) algorithm</u>: Current tool only allow generation of testbench for medium complexity design. With Hierarchical Behavioral Test Generator (HBTG) algorithm, testbench of sophisticated design can be generated using hierarchy information of VHDL design to generate test bench. This assist the verification engineer task in creating test stimulus to test the functionality of design. This algorithm is developed by Modeler's Assistant and implementation of HBTG is shown in this paper [10].

References

- [1] F. Ferrari, "System-on-a-chip verification~methodology and techniques," *IEEE Circuits and Devices Magazine*, vol. 18, pp. 39-39, Nov 2002.
- [2] C. Pixley, A. Chittor, F. Meyer, S. McMaster and D. Benua, "System-on-a-chip verification: methodology and techniques," in *Springer Science \$ Business Media*, 2007.
- [3] Syncad.com, "VHDL and Verilog Test Bench Synthesis," 2020. [Online]. Available: http://www.syncad.com/syn_tb_diff.htm#reactive.
- [4] Xilinx, "StateBench and StateCAD webpage," 2016. [Online]. Available: https://www.xilinx.com/support/answers/32805.html.
- [5] S. Kapoor, J. R. Armstrong and S. R. Rao, "An automatic test bench generation system," *Proceesings of VHDL International Users Forum*, pp. 8-17, 1994.
- [6] P. Mishra and N. Dutt, ""Functional validation of programmable architectures,," *Digital System Design*, pp. 12-19, 2004.
- [7] M. Law, "Moore's Law Document," 2005. [Online].
- [8] M. A and C. O., "FUNCTIONAL VERIFICATION: APPROACHES AND CHALLENGES," *Latin American Applied Research*, pp. 65-65, 2007.
- [9] Warren and H. A, ""Introduction: Special Issue on Microprocessor Verifications," *J. Formal Methods in,* pp. 135-137, 2002.
- [10] S. Fine and Z. A, ""Coverage directed test generation," in *Proc. 40th Design Automation Conf.*, 2003.
- [11] "SystemC Website," 2006. [Online]. Available: http://www.systemc.org.
- [12] "11.1 ISE I Do Not See The State Diagram Editor," Xilinx. 2020, [Online]. Available: https://www.xilinx.com/support/answers/32805.html.
- [13] S. A. Murtza, O. Hasan and K. Saghar, ""VerTGen: An automatic verilog testbench," in *2016 International Conference on Emerging*, Islamabad, 2016.
- [14] B. Singh, J. Wicks, P. Wright and J. R. Armstrong, ""The Modeler's Assistant: A CAD Tool for Behavioral Model Development," in *Proc. of CHDL '93*, 1993, pp. 347-354.
- [15] jwwebbopen, "VHDLTools Github," 2017. [Online]. Available: https://github.com/jwwebbopen/VHDLTools.

[16] "ModelSim Student Edition Unavailable," Siemens, [Online]. Available: https://eda.sw.siemens.com/en-US/modelsim-student-edition-unavailable.

Appendix

Project Title	HDL Test Bench Generator				
Project Code	NKT-MEng-20-02				
Supervisor	Dr.T.Nandha Kumar				
Moderator	Dr.Vimal				
Project Description	Developing test-bench for HDL design is generally a time-consuming process and particularly test bench with good coverage is a challenging task. For any beginner/medium level HDL design engineers, availability of an automatic test bench generating tool is a boon particularly in reducing the design validation time significantly. But unfortunately, such tool is not available/ not provided by any tool vendor. So, this project aims in developing a tool that takes in the graphical representation of the inputs and provide the HDL test bench design file with the test coverage feature.				
Project Objectives	 To Understand different input signals required by a complex HDL design and to develop a graphical method to represent it. Converting different graphical notations to the relevant HDL constructs. Integrate all HDL constructs to develop an automatic HDL test bench generator. Incorporate the test coverage method to the developed test bench and benchmark it against the commercial tool. Validate the HDL test bench for different complex level of the HDL design. 				
Project Deliverables	 An automatic HDL test bench generator for different complex level HDL designs using graphical input notations. Accuracy validation of developed HDL test bench. Coverage tool to automatically produce the test coverages. Limitations of developed test bench generator. 				
Ratio of HW/SW/Research	HW	SW 70	Research/Investigation/Design 30		

Lab Space	☐ Fixed Space
Requirements	☑ Ad-hoc Space☐ Others. Please state.
Software	Modelsim and high level programming language such as perl.
(This is software usually supported in the Software Lab)	

Perl Program for automatic testbench generator (GUI: Perl's command line)

```
use warnings;
use strict;
use File::Basename;
\#my \$file = \$ARGV[0];
my $filename = 'C:\Users\Kenneth\Documents\Rs232Txd.vhd';
# check to see if the user entered a file name.
#die "syntax: [perl] vhdl tb.pl existing file.vhd\n" if ($file eq "");
# Read in the target file into an array of lines
open(inF, $filename) or dienice ("file open failed");
my @data = \langle inF \rangle;
close(inF);
my ($file) = fileparse $filename;
# Make Date int MM/DD/YYYY
my $year
           = 0;
my $month
              = 0;
              = 0;
my $day
(\$day, \$month, \$year) = (localtime)[3,4,5];
# Grab username from PC:
my $author= "$^O user";
if (\$^0 = \mbox{mswin/i})
  $author= $ENV{USERNAME} if defined $ENV{USERNAME};
}
else
  $author = getlogin();
}
```

```
Strip newlines
foreach my $i (@data) {
     chomp($i);
     $i = ~ s/--.*//;
                       #strip any trailing -- comments
#################### Signal Extraction Algorithm
##################################
     initialize counters
my $line = 0;
my \$entfound = -1;
     find 'entity' left justified in file
for ($line = 0; $line < $lines; $line++) {</pre>
     if ($data[$line] =~ m/^entity/) {
           $entfound = $line;
           $line = $lines; #break out of loop
     }
# find 'end $file', so that when we're searching for ports we don't
include local signals.
my \$entendfound = 0;
file =~ s/\.vhd$//;
for ($line = 0; $line < $lines; $line++) {</pre>
     if ($data[$line] =~ m/^end $file/) {
           $entendfound = $line;
           $line = $lines; #break out of loop
     }
}
     if we didn't find 'entity' then quit
if (\$entfound == -1) {
     print("Unable to instantiate-no occurance of 'entity' left justified
in file.\n");
     exit;
}
#find opening paren for port list
$entendfound = $entendfound + 1;
my pfound = -1;
# Remove entity line and port (
for ($line = $entfound; $line < $entendfound; $line++) { #start looking
from where we found module
     $data[$line] =~ s/--.*//;
                               #strip any trailing --comment
       if (\$data[\$line] = \ m/\ (/)  {
                                          # 0x28 is '('
           $pfound = $line;
               data[sline] = ~ s/.* \x28//; # remove "port ("
           print "$data[$line]\n";
```

```
$line = $entendfound; # break out of loop
     }
}
     if couldn't find '(', exit
if (\$pfound == -1) {
     print("Unable to instantiate-no occurance of '(' after module
keyword.\n");
     exit;
#collect port names
my @ports;
# print a(or b) : in STD LOGIC; sum(or carry) : out STD LOGIC;
for ($line = $pfound; $line < $entendfound; $line++) {
     $data[$line] =~ s/--.*//;
                                         #strip any trailing --comment
     next if not $data[$line] =~ /:.*/;
     \frac{1}{s} = \frac{s}{s} + \frac{s+\frac{s}}{s} = \frac{1}{s}
        push @ports , $data[$line];
     #print "$data[$line]";
}
my @portlines1;
my @portsInOut = ();
@portsInOut = @ports;
my $count ports = 0;
foreach my $i (@portsInOut) {
     $i = \ s/ in //;
     $i =~ s/ out //;
     if( $count ports == $#portsInOut ) {
           chop($i);
           chop($i);
           i = |s|/?|;|;
     }
     push @portlines1, "\tsignal tb $i";
     $count ports++;
}
my $out3 = join "\n", @portlines1;
#print out instantiation
print ("component $file\n"); #print first line
print (" port (\n");
                             #print second line
my $out= join "\n", @ports;
print ("$out\t\n\t\nend component;\n"); #print ports and last couple of
lines
# Create the module instantiation. A future enhancement would be to call
the script vhdl inst.pl instead.
my @ports2;
my @inOut;
```

```
for ($line = $pfound; $line < $entendfound; $line++) {</pre>
      \frac{1}{3} = \frac{s}{-.*}/;
                                 # strip any trailing --comment
          next if not $data[$line] =~ /:.*;/;
      data[sline] = ~ s/^/ / mg;
                                  # add space at the beginning of line
      if (\frac{\sin[\sin]}{-\infty} / \frac{(w+) \cdot s+:}{}
           push @ports2, $1;
           print "n$1";
      }
      if (\frac{\sin[\sin]}{-\infty} / s + (w) \cdot s + STD LOGIC)
           push @inOut, $1;
           print "\n$1";
      }
}
my @portlines2;
foreach my $i (@ports2) {
  push @portlines2, "$i \t=> tb $i";
my $out2= join ",\n\t", @portlines2;
# check to make sure that the file doesn't exist.
my $new file = join " ", $file, "tb";
my $new file vhd = join ".", $new file, "vhd";
#die "Oops! A file called '$new file.vhd' already exists.\n" if -e
$new file vhd;
############ User provided parameters (Non-GUI version)
######################
############ Perl's command line version
mv \sin = 1;
my \$out = 1;
my $count = 0;
my @input type;
my $no signal input = 0;
my $no truth table = 0;
my @signal input;
my @signal input timing;
my @signal input duty cycle;
my @signal cycle DC;
my @signal cycle bits;
my @signal input type;
my @signal_input_bits;
my @signal input delay;
```

```
my @signal truthTable;
my $no reset = 0;
my @reset on;
my @reset off;
my @reset port;
my @reset cycle;
my $no clock = 0;
my @clock;
my @clock port;
foreach my $i (@inOut) {
     if ($i =~ "in")
           print "\n Signals input $in: tb $ports2[$count]";
           print "\nType of Input (Signal/Reset/Clock): ";
           $input type[$in - 1] = <STDIN>;
           chomp $input type[$in - 1];
           if ($input type[$in - 1] =~ "Signal")
                 print "\n Signal input type
(Truth table/Duty Cycle/Bits): ";
                 $signal input type[$no signal input] = <STDIN>;
                 chomp $signal input type[$no signal input];
                 $signal input[$no signal input] = $ports2[$count];
                 if ($signal input type[$no signal input] =~ "Duty Cycle")
                 {
                       print "\nHow many cycle: ";
                       $signal cycle DC[$no signal input] = <STDIN>;
                       chomp $signal cycle DC[$no signal input];
                       print "\n Signals input $in timing in (ns): ";
                       $signal input timing[$no signal input] = <STDIN>;
                       chomp $signal input timing[$no signal input];
                       print "\n Signals input $in duty cycle (out of
100): ";
                       $signal input duty cycle[$no signal input] =
<STDIN>;
                       chomp $signal input duty cycle[$no signal input];
                 elsif ($signal input type[$no signal input] =~ "Bits")
                       print "\nHow many cycle: ";
                       $signal cycle bits[$no signal input] = <STDIN>;
                       chomp $signal cycle bits[$no signal input];
                       for (my $j = 0; $j <=
$signal cycle bits[$no signal input] - 1; $j++)
```

```
{
                             if (\$j > 0)
                                   print "\n Delay Timing: ";
      $signal input delay[$no signal input][$j] = <STDIN>;
                                   chomp
$signal input delay[$no signal input][$j];
                             print "\n Bits: ";
                             $signal input bits[$no signal input][$j] =
<STDIN>;
$signal input bits[$no signal input][$j];
                 }
                 elsif ($signal input type[$no signal input] =~
"Truth table")
                       $signal truthTable[$no truth table] =
$signal input[$no signal input];
                       $no truth table = $no truth table + 1;
                 $no signal input = $no signal input + 1;
           elsif ($input type[$in - 1] =~ "Reset")
                 print "\n Reset input type";
                 $reset port[$no reset] = $ports2[$count];
                 print "\nHow many cycle: ";
                 $reset cycle[$no reset] = <STDIN>;
                 chomp $reset_cycle[$no_reset];
                 for (my \$j = 0; \$j \le \$reset cycle[\$no reset] - 1; \$j++)
                       print "\n Clock On Timing in (ns): ";
                       $reset on[$no reset][$j] = <STDIN>;
                       chomp $reset on[$no reset][$j];
                       print "\n Clock Off Timing in (ns): ";
                       $reset off[$no reset][$j] = <STDIN>;
                       chomp $reset off[$no reset][$j];
                 }
                 no reset = no reset + 1;
           elsif ($input_type[$in - 1] =~ "Clock")
                 print "\n Clock input type";
```

```
$clock port[$no clock] = $ports2[$count];
                  print "\n Clock Timing in (ns): ";
                  $clock[$no clock] = <STDIN>;
                  chomp $clock[$no clock];
                  no clock = no clock + 1;
            \sin = \sin + 1;
      elsif ($i =~ "out")
            print "\n Signals output $out: tb $ports2[$count]";
            \text{$}out = \text{$}out + 1;
      }
      else
      {
            print "Error in file";
      }
count = count + 1;
my @input truthTable;
my @input delay;
my $cycle truthTable;
if ($no truth table > 0)
      print "\n\nHow many cycle for Truth Table: ";
      $cycle truthTable = <STDIN>;
      chomp $cycle truthTable;
      for (my $i=0; $i \le $cycle truthTable - 1; <math>$i++)
            if (\$i > 0)
                  print "\n Delay Timing: ";
                  $input delay[$i] = <STDIN>;
                  chomp $\overline{\$input delay[$i];}
            for (my \ j=0 \ ; \ j \le no \ truth \ table - 1 \ ; \ j++)
                  print "\ntb_$signal_truthTable[$j] input (1/0)? :";
                  $input truthTable[$i][$j] = <STDIN>;
                  chomp $input_truthTable[$i][$j];
      }
}
```

```
############################ Testbench Generator
open(my $inF, ">", $new file vhd);
# Print title
----\n");
printf($inF "--
Revision: 1.1 \n");
printf($inF "--
Date: %02d/%02d/%04d \n", $month+1, $day, $year+1900);
printf($inF "-----
----\n");
#printf($inF "--\t\t\t My Company Confidential Copyright © %04d My
Company, Inc.\n", $year+1900);
printf($inF "--\n");
printf($inF "-- File name : $file.vhd\n");
printf($inF "-- Title : Automatic HDL Testbench Generation\n");
printf($inF "-- Module : $file\n");
printf($inF "-- Author : $author\n");
printf($inF "-- Purpose : Year 4 FYP\n");
printf(\sin F "--n");
#printf($inF "-- Roadmap :\n");
printf($inF "------
----\n");
#printf($inF "-- Modification History :\n");
#printf($inF "--\tDate\t\tAuthor\t\tRevision\tComments\n");
#printf($inF "--\t%02d/%02d/%04d\t$author\tRev A\t\tCreation\n", $month+1,
$day, $year+1900);
#printf($inF "------
----\n");
printf($inF "\n");
# Library
printf($inF "Library IEEE;\n");
printf($inF "use IEEE.STD LOGIC 1164.all;\n");
printf($inF "use IEEE.std logic unsigned.all;\n");
printf($inF "use IEEE.std logic arith.all;\n");
printf($inF "use IEEE.Numeric STD.all;\n");
#printf($inF "\n");
#printf($inF "library work;\n");
#my $new text = join " ", $file, "pkgs.all";
#printf($inF "use work.$new text;\n");
printf($inF "\n");
printf($inF "\n");
# Entity
printf($inF "-- Declare module entity. Declare module inputs, inouts, and
outputs.\n");
printf($inF "entity $new file is\n");
printf($inF "end $new file;\n");
printf($inF "\n");
# Architecture
```

```
printf($inF "-- Begin module architecture/code.\n");
printf($inF "ARCHITECTURE behavior OF $new file IS\n");
printf($inF "\n");
# Component
print ($inF "COMPONENT $file\n"); #print first line
print ($inF " PORT(\n");
                                  #print second line
my $out= join "\n\t", @ports;
print ($inF "$out\t\n\t\nEND COMPONENT;\n"); #print ports and last couple
of lines
print ($inF "\n");
# UUT Port Signals
#printf($inF "-- UUT Port Signals.\n");
#printf($inF "$out;\n"); #print ports and last couple of lines
#printf($inF "\n");
# Input and Outputs
printf($inF "-- Inputs & Outputs\n");
printf($inF "$out3\n");
# Clock Constant
printf($inF "-- *** Instantiate Constants ***\n");
if ($no clock != 0)
      # Clock
     for (my $i=1; $i \le $no clock; $i++)
           printf($inF "constant clk PERIOD$i: time := $clock[$i-1]
ns; \n");
           printf($inF "\n");
      }
# Instantiate UUT
printf($inF "BEGIN\n");
printf($inF "\n");
printf($inF "-- Instantiate the UUT module.\n");
printf($inF "uut : $file\nport map (");  #print first line
printf($inF "\n\t$out2);\n\n");
printf($inF "\n");
# Generate Clock
if ($no clock != 0)
printf($inF "-- Generate necessary clocks.\n");
     for (my $i=1; $i \le $no clock; $i++)
           printf($inF "Clk process$i: process\n");
           printf($inF "begin\n");
           printf($inF "\ttb $clock port[$i-1] <= '1';\n");</pre>
           printf($inF "\twait for clk PERIOD$i / 2;\n");
           printf($inF "\ttb $clock port[$i-1] <= '0';\n");</pre>
```

```
printf($inF "\twait for clk PERIOD$i / 2;\n");
           printf($inF "end process; \n");
           printf($inF "\n");
     }
}
# Reset
if ($no reset != 0)
printf($inF "-- Toggle the resets.\n");
     for (my $i=1; $i <= $no reset; $i++)
           printf($inF "reset$i: process\n");
           printf($inF "begin\n");
           printf($inF "\ttb $reset port[$i-1] <= '1';\n");</pre>
                printf($inF "\twait for $reset on[$i-1][$j] ns;\n");
                 printf($inF "\ttb $reset port[$i-1] <= '0';\n");</pre>
                 printf($inF "\twait for $reset off[$i-1][$j] ns;\n");
           printf($inF "\ttb_$reset_port[$i-1] <= '1';\n");</pre>
           printf($inF "\twait;\n");
           printf($inF "end process; \n");
           printf($inF "\n");
     }
}
# Stimulus process
if ($no signal input != 0)
{
printf($inF "-- Insert Processes and code here.\n");
     for (my $i=1; $i \le $no signal input; <math>$i++)
           my $signal match = '0';
           for (my k=0; k \le no truth table - 1; k++)
                 if ($signal input[$i-1] =~ $signal truthTable[$k])
                      $signal match = '1';
                 }
           }
           if ($signal match =~ '0')
                printf($inF "-- Stimulus process$i\n");
                printf($inF "$signal input[$i-1]: process\n");
                printf($inF "begin\n");
                 if ($signal_input_type[$i-1] =~ "Duty_Cycle")
```

```
{
                       for (my j=0; j \le signal cycle DC[<math>i-1] - 1;
$j++)
                       {
                            printf($inF "tb $signal input[$i-1] <=</pre>
'1';\n");
                            my $delay on = ($signal input duty cycle[$i-
1]/100)*$signal input timing[$i-1];
                            printf($inF "wait for $delay on ns;\n");
                            printf($inF "tb $signal input[$i-1] <=</pre>
'0';\n");
                            my $delay off = ((100 -
$signal input duty cycle[$i-1])/100)*$signal input timing[$i-1];
                            printf($inF "wait for $delay off ns;\n");
                       }
                 elsif ($signal_input_type[$i-1] =~ "Bits")
                       $j++)
                       {
                            if (\$j > 0)
                            printf($inF "wait for $signal input delay[$i-
1][$j] ns;\n");
                             }
                            printf($inF "tb $signal input[$i-1] <=</pre>
\"$signal input bits[$i-1][$j]\";\n");
                       }
                 }
                 printf($inF "wait;\n");
                 printf($inF "end process; \n");
                 printf($inF "\n");
           }
     }
     if ($no truth table > 0)
           printf($inF "-- Stimulus process\n");
           printf($inF "stim proc: process\n");
           printf($inF "begin\n");
           for (my $i=0; $i \le $cycle truthTable - 1; <math>$i++)
                 if (\$i > 0)
                      printf($inF "wait for $input delay[$i] ns; \n\n");
                 }
                 for (my \ j=0 \ ; \ j \le no \ truth \ table - 1 \ ; \ j++)
```

```
printf($inF "tb $signal truthTable[$j] <=</pre>
'$input truthTable[$i][$j]';\n");
         printf($inF "wait;\n");
         printf($inF "end process;\n");
         printf($inF "\n");
    }
}
printf($inF "END behavior; -- architecture\n");
printf($inF "\n");
printf($inF "\n");
#my $new text2 = join " ", $new file, "cfg";
#printf($inF "configuration $new text2 of $new file is\n");
#printf($inF "for behavior\n");
#printf($inF "end for;\n");
#printf($inF "end $new text2;\n");
close(inF);
print("\nThe script has finished successfully! You can now use the file
$new file vhd.\n\n");
exit;
#-----
# Generic Error and Exit routine
#-----
sub dienice {
    my(\$errmsg) = 0;
    print"$errmsg\n";
    exit;
}
```

Perl Program for automatic testbench generator (GUI)

```
#!/usr/bin/perl -w
use strict;
use warnings;
use 5.010;
use Tk;
use Tk::Dialog;
use Tk::DialogBox;
use File::Basename;
use Tk::NoteBook;
use Tk::TableMatrix;
my $current file=();
our $top = MainWindow->new;
$top->configure(-title=> "Automatic Testbench Generator");
$top->geometry("650x300+0+0");
my $nb = $top->NoteBook()->pack(-expand => 1, -fill => 'both');
my $mw = $nb->add('page1', -label => 'Main');
my $mw2 = $nb->add('page2', -label => 'Truth Table');
########### Ports
my $input ports = "Ports";
mw->Label(-text => 'Input Ports :')->place(-x => 10, -y => 80);
my fr1 = mw - Frame() - place(-x => 75, -y => 75);
my $om1 = $fr1->Optionmenu(-variable => \$input ports)->pack();
#print "$om1";
################## File Name and Upload Button
#################################
$mw->Button(
   -text => 'Upload',
   -command => \&open vhdl,
) - place(-x => 510, -y => 13);
mw->Label(-text => 'File Name :')->place(-x => 90, -y => 15);
```

```
my \text{stext} = \text{smw->Text}(qw/-width 50 - \text{height 1/}) - \text{>place}(-x => 150, -y => 150)
15);
my ($file);
my $new file vhd;
my $year;
my $month;
my $day;
my $author;
my $new_file;
my @ports;
my $out3;
my $out2;
sub open vhdl
{
      my @types =
                   (["VHDL files", [qw/.vhd /]],
            ["All files",
            );
      $current file = $mw->getOpenFile(-filetypes => \@types);
      $text->delete('1.0', 'end');
      $text->insert('end', "$current_file");
      open(inF, $current_file) or dienice ("file open failed");
      my @data = \langle inF \rangle;
      close(inF);
      ($file) = fileparse $current file;
      print "filename: $file\n";
      # Make Date int MM/DD/YYYY
                = 0;
      my $year
      my $month
                    = 0;
                   = 0;
      my $day
      (\$day, \$month, \$year) = (localtime)[3,4,5];
      # Grab username from PC:
      $author = "$^0 user";
      if (\$^0 = \mbox{mswin/i})
      $author= $ENV{USERNAME} if defined $ENV{USERNAME};
      }
      else
      $author = getlogin();
            Strip newlines
      foreach my $i (@data) {
```

```
chomp($i);
                               \$i = s/-.*//; #strip any trailing -- comments
               }
                              initialize counters
               my $lines = scalar(@data);
                                                                                                    #number of lines in file
               my $line = 0;
               my \$entfound = -1;
                               find 'entity' left justified in file
               for ($line = 0; $line < $lines; $line++) {</pre>
                               if ($data[$line] =~ m/^entity/) {
                                              $entfound = $line;
                                              $line = $lines; #break out of loop
               }
               # find 'end $file', so that when we're searching for ports we don't
include local signals.
               my \$entendfound = 0;
               file = ~ s/\.vhd$//;
               for ($line = 0; $line < $lines; $line++) {</pre>
                               if (\frac{1}{2} = m/^end = m/^en
                                              $entendfound = $line;
                                              $line = $lines; #break out of loop
               }
                              if we didn't find 'entity' then quit
               if (\$entfound == -1) {
                              print("Unable to instantiate-no occurance of 'entity' left
justified in file.\n");
                              exit;
               }
               #find opening paren for port list
               $entendfound = $entendfound + 1;
               my pfound = -1;
               # Remove entity line and port (
               for ($line = $entfound; $line < $entendfound; $line++) { #start
looking from where we found module
                              $data[$line] =~ s/--.*//;
                                                                                                                       #strip any trailing --
comment
                              if (\frac{\sin [\sin ]}{-\infty m}) = m/(/) { # 0x28 is '(')}
                                              $pfound = $line;
                                              \frac{1}{2} = x/.* \times 28//; \# remove "port ("
                                             print "$data[$line]\n";
                                              $line = $entendfound; # break out of loop
                               }
               }
```

```
if couldn't find '(', exit
     if (\$pfound == -1) {
          print("Unable to instantiate-no occurance of '(' after module
keyword.\n");
          exit;
     }
     @ports = ();
     # print a(or b) : in STD LOGIC; sum(or carry) : out STD LOGIC;
     for ($line = $pfound; $line < $entendfound; $line++) {
          $data[$line] =~ s/--.*//;
                                          #strip any trailing --
comment
          next if not $data[$line] =~ /:.*/;
          push @ports , $data[$line];
          #print "$data[$line]";
     }
     my @portsInOut = ();
     @portsInOut = @ports;
     my @portlines1;
     my $count ports = 0;
     foreach my $i (@portsInOut) {
          $i = \ s/ in//;
          $i =~ s/ out//;
          if( $count ports == $#portsInOut ) {
               chop($i);
               chop($i);
               \$i = \ s|/?\$|;|;
     push @portlines1, "\tsignal tb $i";
     $count ports++;
     sout3 = ();
     $out3 = join "\n", @portlines1;
     #print out instantiation
     #print " port (\n";
                               #print second line
     #my $out= join "\n", @ports;
     #print ("$out\t\n\t\nend component;\n"); #print ports and last
couple of lines
     # Create the module instantiation. A future enhancement would be to
call the script vhdl inst.pl instead.
     my @ports2;
     my @inOut;
     for ($line = $pfound; $line < $entendfound; $line++) {</pre>
          data[sline] =  s/--.*//; # strip any trailing --comment
              next if not $data[$line] =~ /:.*;/;
```

```
data[line] =  s/^/ / mg; \# add space at the beginning of
line
                                                if (\frac{1}{v} = \frac{1}{v} - \frac{1}{v} - \frac{1}{v} = \frac{1}{v} - \frac{1}{v} = \frac{1}{v} - \frac{1}{v} - \frac{1}{v} - \frac{1}{v} = \frac{1}{v} - 
                                                                       push @ports2, $1;
                                                                        #print "\n$1";
                                                }
                                                if (\frac{\sin[\sin]}{-\infty} / s + (w) \cdot s + STD LOGIC)
                                                                        push @inOut, $1;
                                                                        #print "\n$1";
                                                }
                        }
                       my @portlines2;
                        foreach my $i (@ports2) {
                          push @portlines2, "$i \t=> tb $i";
                        \text{$out2 = ();}
                        $out2 = join ",\n\t", @portlines2;
                        # check to make sure that the file doesn't exist.
                        $new_file = join "_", $file, "tb";
                        $new file vhd = join ".",$new file,"vhd";
                        #die "Oops! A file called '$new file.vhd' already exists.\n" if -e
$new file vhd;
                       my \sin count = 1;
                       my \$out count = 1;
                       my $count = 0;
                       my @sig in;
                        foreach my $i (@inOut) {
                                                if ($i =~ "in")
                                                {
                                                                        print "\n Signals input $in count: tb $ports2[$count]";
                                                                        $sig in[$in count - 1] = $ports2[$count];
                                                                       $in count = $in count + 1;
                                                elsif ($i =~ "out")
                                                                       print "\n Signals output $out_count: tb_$ports2[$count]";
                                                                        $out count = $out count + 1;
                        count = count + 1;
                        print "\n";
```

```
fr1 = mw->Frame()->place(-x => 75, -y => 75);
      $om1 = $fr1->Optionmenu(
      -variable => \$input ports,
     -options => \@sig in,
     -command => \&option menu changed,
     ) ->pack;
}
sub option menu changed {
    #say "\nInput Ports: $input ports"
}
################# Signal Checkbox
\text{Smw} \rightarrow \text{Label}(-\text{text} \Rightarrow '\text{Input Type} :') \rightarrow \text{place}(-\text{x} \Rightarrow 240, -\text{y} \Rightarrow 55);
my @types1 = ('Clock', 'Reset', 'Signal');
my $input type;
for my $itype1 (@types1) {
    my $cb = $mw->Radiobutton(
        -text => $itype1,
        -variable => \$input type,
        -value => $itype1,
        -font
                => ['fixed', 10],
      -command => \&do on select1,
    scb-pack(-side => 'right', -anchor => 'ne', -padx => 45, -pady => 75);
}
sub do on select1 {
      #say "\nInput Type : $input type";
}
################## Signal Type (DC, Bits, Truth Table)
mw->Label(-text => 'Signal', -font => ['bold',10])->place(-x => 60, -y =>
120);
### No. of Cycle ###
\text{Smw->Label(-text => 'No. Cycle :')->place(-x => 10, -y => 150);}
my $entry = $mw->Entry(
    -font => ['fixed', 10],
    -width => 3,
ext{sentry->place}(-x => 70, -y => 150);
my \$btn = \$mw->Button(
```

```
-text => 'Saved',
-font => ['fixed', 10],
   -command => \&do on clicked S,
);
\frac{-y}{-y} = 147;
sub do on clicked S {
    #print("\nNo. Signal Cycle: ", $entry->get);
   return $entry->get;
}
\text{Smw->Label(-text => 'Signal Type :')->place(-x => 10, -y => 185);}
############## Duty Cycle, Bits, Truth Table
my @types2 = ('Truth Table','Bits','Duty Cycle');
my $signal type;
for my $itype2 (@types2) {
   my $cb = $mw->Radiobutton(
       -text => $itype2,
       -variable => \$signal type,
       -value => $itype2,
               => ['fixed', 10],
     -command => \&do on select2,
  );
   $cb->pack(-side => 'bottom',-anchor => 'w',-pady => 3,-padx => 10);
\#place(-x => 10, -y => 210);
my @entry Bit Bits;
my @entry Bit Delay;
my $entryDC1;
my $entryDC2;
sub do on select2 {
     #print "\nSignal Type: $signal type\n";
############## Duty Cycle
if ($signal type =~ "Duty Cycle") {
          my $btn1 = $mw->Button(
                -text => 'Timing Details',
                       => ['fixed', 10],
                -font
                -command => \&do on click1,
          \frac{110}{y} = \frac{110}{y} = \frac{225}{y}
```

```
sub do on click1 {
                my $dialog1 = $mw->DialogBox(
                     -title => 'Timing Details',
                     -popover => $mw,
                     -buttons => ['Confirm', 'No'],
                );
                $dialog1->add("Label", -text => 'Signal Input Timing
Details in (ns) : ', -font => ['fixed', 10])->pack();
                $entryDC1 = $dialog1->add("Entry", -font => ['fixed',
10],)->pack();
                $dialog1->add("Label", -text => 'Signal Input Duty Cycle
(out of 100) : ', -font => ['fixed', 10])->pack();
                $entryDC2 = $dialog1->add("Entry", -font => ['fixed',
10],)->pack();
                my $res1 = $dialog1->Show;
                #if ($res1) {
                     #say "$res1";
                     #say $entryDC1->get;
                      #say $entryDC2->get;
                # }
           }
########## Bits
elsif ($signal type =~ "Bits") {
          my $btn1 = $mw->Button(
                -text => 'Timing Details',
                -font => ['fixed', 10],
                -command => \&do on click2,
          );
          \frac{-y}{-y} = 225;
          sub do on click2 {
                my $dialog2 = $mw->Dialog(
                     -title => 'Timing Details',
                     -popover => $mw,
                      -buttons => ['Confirm', 'No'],
                 );
                my $cycle ports = do on clicked S();
                for (my $i = 0 ; $i \le $cycle ports - 1 ; $i++) {}
                     $dialog2->add("Label", -text => 'Bits : ', -font =>
['fixed', 10])->pack();
                     $entry Bit Bits[$i] = $dialog2->add("Entry", -font
=> ['fixed', 10],)->pack();
                      if ($i < $cycle ports - 1) {
                           $dialog2->add("Label", -text => 'Delay
Timing : ', -font => ['fixed', 10])->pack();
```

```
$entry Bit Delay[$i] = $dialog2->add("Entry",
-font => ['fixed', 10],)->pack();
                        }
                  }
                  my $res2 = $dialog2->Show;
                  #for (my \$i = 0; \$i \le \$cycle ports - 1; \$i++) {
                        #say $entry Bit Bits[$i]->get;
                  #if ($i < $cycle ports - 1) {
                        #say $entry Bit Delay[$i]->get; }
                  #}
      }
##################### Truth Table
elsif ($signal_type =~ "Truth Table") {
            my $btn1 = $mw->Button(
                  -text => 'Timing Details',
                          => ['fixed', 10],
                  -font
            );
            \frac{110}{y} = \frac{110}{y} = \frac{225}{y}
      }
}
my $btn1 = $mw->Button(
    -text => 'Timing Details',
    -font
            => ['fixed', 10],
);
\frac{110}{y} = \frac{110}{y} = \frac{225}{y}
##################### Reset
\text{Smw->Label}(-\text{text} \Rightarrow '\text{Reset'}, -\text{font} \Rightarrow ['\text{bold'}, 10]) \rightarrow \text{place}(-\text{x} \Rightarrow 310, -\text{y} \Rightarrow 310)
120);
### No. of Cycle ###
\text{Smw->Label(-text => 'No. Cycle :')->place(-x => 260, -y => 150);}
my entry R = mw->Entry(
    -font => ['fixed', 10],
    -width => 3,
ext{sentry R->place(-x => 320, -y => 150);}
my $btn R = $mw->Button(
    -text => 'Saved',
            => ['fixed', 10],
    -font
    -command => \&do on clicked R,
);
```

```
$btn R->place(-x => 350, -y => 147);
sub do on clicked R {
    #print("\nNo. Reset Cycle: ",$entry R->get);
   return $entry R->get;
}
my \$btn4 = \$mw->Button(
   -text => 'Timing Details',
           => ['fixed', 10],
   -font
   -command => \&do on click4,
\frac{180}{7}
my @entry Reset Bits;
my @entry Reset Delay;
sub do on click4 {
   my $dialog3 = $mw->Dialog(
        -title => 'Timing Details',
        -popover => $mw,
        -buttons => ['Confirm', 'No'],
   );
   my $reset c = do on clicked R();
   for (my \$i = 0 ; \$i \le \$reset c - 1 ; \$i++) {
     $dialog3->add("Label", -text => 'Clock On Timing in (ns) : ', -font
=> ['fixed', 10])->pack();
     $entry Reset Bits[$i] = $dialog3->add("Entry", -font => ['fixed',
10],)->pack();
     $dialog3->add("Label", -text => 'Clock Off Timing in (ns) : ', -font
=> ['fixed', 10]) ->pack();
     $entry Reset Delay[$i] = $dialog3->add("Entry", -font => ['fixed',
10],)->pack();
   my $res3 = $dialog3->Show;
   #for (my $i = 0 ; $i \le $reset c - 1 ; $i++) {
     #say $entry Reset Bits[$i]->get;
     #say $entry_Reset_Delay[$i]->get;
    # }
}
```

```
##################### Clock
\text{Smw->Label(-text => 'Clock', -font => ['bold',10])->place(-x => 540, -y =
120);
mw->Label(-text => 'Clock Timing (ns) :')->place(-x => 500, -y => 150);
\#my $text5 = \$mw-Text(qw/-width 5 -height 1/) ->place(-x => 595, -y =>
150);
my \$entry C = \$mw->Entry(
           -font => ['fixed', 10],
           -width => 5,
);
ext{sentry C->place(-x => 595, -y => 150);}
############## Saved
$mw->Button(
           -text => 'Saved',
           -font => ['fixed', 10],
           -width => 15,
            -command => \&saved,
) - place(-x => 500, -y => 200);
my $no signal input = 0;
my @signal input;
my $no signal cycle = 0;
my @signal cycle;
my @signal input timing;
my @signal input type;
my @signal input duty cycle;
my @signal input bits;
my @signal input delay;
my $no truth table = 0;
my @signal truthTable;
my $no reset = 0;
my @reset port;
my @reset cycle;
my @reset on;
my @reset off;
my $no clock = 0;
my @clock;
my @clock port;
sub saved{
```

```
if ($input type =~ "Signal") {
           $signal input[$no signal input] = $input ports;
           #print "\n\nInput Ports: $signal input[$no signal input]";
           $signal input type[$no signal input] = $signal type;
           my $cycle ports = do on clicked S();
           $signal cycle[$no signal cycle] = $cycle ports;
           #print "\nNo. Signal Cycle: $signal cycle[$no signal cycle]";
           $no signal cycle = $no signal cycle + 1;
           if ($signal type =~ "Duty Cycle") {
                 $signal input timing[$no signal input] = $entryDC1->get;
                 $signal input duty cycle[$no signal input] = $entryDC2-
>get;
                 print "\nTiming: $signal input timing[$no signal input]
|| DC: $signal input duty cycle[$no signal input]";
           elsif ($signal type =~ "Bits") {
                 for (my $i = 0; $i \le $cycle ports - 1; $i++) {
                       $signal input bits[$no signal input][$i] =
$entry Bit Bits[$i]->get;
                       print "\nBits:
$signal input bits[$no signal input][$i]";
                       if ($i < $cycle ports - 1) {
                            $signal input delay[$no signal input][$i] =
$entry Bit Delay[$i]->get;
                             print "\nDelay:
$signal input delay[$no signal input][$i]";
           elsif ($signal type =~ "Truth Table") {
                 $signal truthTable[$no truth table] =
$signal input[$no signal input];
                 print "\nTruth Table:
$signal truthTable[$no truth table]";
                 $no truth table = $no truth table + 1;
           $no signal input = $no signal input + 1;
     elsif ($input type =~ "Reset") {
           $reset port[$no reset] = $input ports;
           print "\nReset Port: $reset port[$no reset]";
           my $reset c = do on clicked R();
           $reset cycle[$no signal input] = $reset c;
           print "\nReset Cycle: $reset cycle[$no signal input]";
```

```
for (my $i = 0 ; $i \le $reset c - 1 ; $i++) {}
                 $reset on[$no reset][$i] = $entry Reset Bits[$i]->get;
                 $reset_off[$no_reset][$i] = $entry_Reset Delay[$i]->get;
                 print "\nClock On: $reset on[$no reset][$i] || Clock Off:
$reset off[$no reset][$i]";
           no reset = no reset + 1;
     elsif ($input type =~ "Clock") {
           $clock port[$no clock] = $input ports;
           print "\nClock Port: $input ports";
           $clock[$no clock] = $entry C->get;
           print "\nClock Cycle: $clock[$no clock]";
           no clock = no clock + 1;
     }
}
############################## Truth Table Generation
$mw2->Button(-text => "Update", -command => \&update_table)
              ->pack(-side => 'bottom', -anchor => 's');
my $t;
my ($rows,$cols);
my $arrayVar = {};
my @combinations=();
my \$count2 = 1;
sub update table {
     \arrayVar = \{\};
     @combinations=();
     count2 = 1;
     show combinations ($no truth table);
      (\$rows,\$cols) = (\$count2, \$no truth table);
     foreach my col (0..(cols-1))
           $arrayVar->{"0,$col"} = "$signal truthTable[$col]";
           foreach my $row (1..($rows-1)){
```

```
$arrayVar->{"$row,$col"} =
"$combinations[$row][$col]";
     }
     $t = $mw2->Scrolled('TableMatrix', -rows => $rows, -cols => $cols,
     -width => 6, -height => 6,
     -titlerows => 1,
     -variable => $arrayVar,
     -selecttitles => 0,
     -drawmode => 'slow',
     -scrollbars=>'se'
     );
     # Color definitions here:
     $t->tagConfigure('title', -bg => 'lightblue', -fg => 'black', -
relief
     => 'sunken');
     $t->tagConfigure('dis', -state => 'disabled');
     t->pack(-expand => 1);
     $t->focus;
     sub show combinations { my($n,@prefix)=@ ;
           if($n > 0) {
                show combinations ($n-1, @prefix, 0);
                show combinations ($n-1, @prefix, 1);
           else {
                #print " @prefix \n";
                $combinations[$count2][$j] = $prefix[$j];
           $count2 = $count2 + 1;
     }
}
$mw2->Button(-text => "Saved", -command => \&save table)
              ->pack(-side => 'bottom', -anchor => 's');
my \$entry T = \$mw2->Entry(
   -font => ['fixed', 10],
   -width => 3,
);
$entry T->pack(-side => 'bottom',-anchor => 's');
$mw2->Label(-text => 'Delay Timing :')->pack(-side => 'bottom',-anchor =>
's');
my @input truthTable;
my $input delay;
```

```
sub save table {
     foreach my $row (1..($rows-1)) {
          foreach my col (0..(cols-1))
               $input truthTable[$row][$col] = $t->get("$row,$col");
               #print("\nTruth Table Value: ",$t->get("$row,$col"));
     #print ("\n Truth Table Delay Timing :", $entry T->get);
     $input delay = $entry T->get;
}
############################### Generate Testbench
$mw->Button(
   -text => 'Generate',
   -font => ['fixed', 10],
   -width => 15,
   -command => \&generate,
) - place(-x => 500, -y => 230);
sub generate{
open(my $inF, ">", $new file vhd);
# Print title
printf($inF "------
----\n");
printf($inF "--
Revision: 1.1 \n");
#printf($inF "--
Date: %02d/%02d/%04d \n", $month+1, $day, $year+1900);
printf($inF "------
----\n");
#printf($inF "--\t\t\t My Company Confidential Copyright © %04d My
Company, Inc.\n", $year+1900);
printf(\sin F "--\n");
printf($inF "-- File name : $file.vhd\n");
printf($inF "-- Title : Automatic HDL Testbench Generation\n");
printf($inF "-- Module : $file\n");
printf($inF "-- Author : $author\n");
printf($inF "-- Purpose : Year 4 FYP\n");
printf($inF "--\n");
#printf($inF "-- Roadmap :\n");
printf($inF "-------------
----\n");
#printf($inF "-- Modification History :\n");
#printf($inF "--\tDate\t\tAuthor\t\tRevision\tComments\n");
```

```
#printf($inF "--\t%02d/%02d/%04d\t$author\tRev A\t\tCreation\n", $month+1,
$dav, $year+1900);
#printf($inF "------
----\n");
printf($inF "\n");
# Library
printf($inF "Library IEEE;\n");
printf($inF "use IEEE.STD LOGIC 1164.all;\n");
#printf($inF "use IEEE.std_logic_unsigned.all;\n");
#printf($inF "use IEEE.std logic arith.all;\n");
#printf($inF "use IEEE.Numeric STD.all;\n");
#printf($inF "\n");
#printf($inF "library work;\n");
#my $new text = join " ", $file, "pkgs.all";
#printf($inF "use work.$new text;\n");
printf($inF "\n");
printf($inF "\n");
# Entity
printf($inF "-- Declare module entity. Declare module inputs, inouts, and
outputs.\n");
printf($inF "entity $new file is\n");
printf($inF "end $new file; \n");
printf($inF "\n");
# Architecture
printf($inF "-- Begin module architecture/code.\n");
printf($inF "ARCHITECTURE behavior OF $new_file IS\n");
printf($inF "\n");
# Component
print ($inF "COMPONENT $file\n"); #print first line
print $inF " PORT(\n";
                           #print second line
my $out= join "\n\t", @ports;
print ($inF "$out\t\n\t\nEND COMPONENT;\n"); #print ports and last couple
of lines
print ($inF "\n");
# UUT Port Signals
#printf($inF "-- UUT Port Signals.\n");
#printf($inF "$out;\n"); #print ports and last couple of lines
#printf($inF "\n");
printf($inF "-- Inputs & Outputs\n");
printf($inF "$out3\n");
printf($inF "\n-- Local parameter, wire, and register declarations go
here.\n");
printf($inF "-- N/A\n");
printf($inF "-- general signals\n");
printf($inF "-- N/A\n");
printf($inF "\n");
```

```
printf($inF "-- *** Instantiate Constants ***\n");
if ($no clock != 0)
# Clock
     for (my $i=1; $i <= $no clock; $i++)
           printf($inF "constant clk PERIOD$i: time := $clock[$i-1]
ns;\n");
           printf($inF "\n");
     }
printf($inF "BEGIN\n");
printf($inF "\n");
printf($inF "-- Instantiate the UUT module.\n");
printf($inF "uut : $file\nport map (");  #print first line
printf($inF "\n\t$out2);\n\n");
printf($inF "\n");
# Generate Clock
if ($no clock != 0)
printf($inF "-- Generate necessary clocks.\n");
     for (my $i=1; $i \le $no clock; $i++)
           printf($inF "Clk process$i: process\n");
           printf($inF "begin\n");
           printf($inF "\ttb $clock port[$i-1] <= '1';\n");</pre>
           printf($inF "\twait for clk PERIOD$i / 2;\n");
           printf($inF "\ttb $clock port[$i-1] <= '0';\n");</pre>
           printf($inF "\twait for clk PERIOD$i / 2;\n");
           printf($inF "end process;\n");
           printf($inF "\n");
     }
}
# Reset
if ($no reset != 0)
printf($inF "-- Toggle the resets.\n");
     for (my $i=1; $i <= $no reset; $i++)
           printf($inF "reset$i: process\n");
           printf($inF "begin\n");
           printf($inF "\ttb_$reset_port[$i-1] <= '1';\n");</pre>
                printf($inF "\twait for $reset_on[$i-1][$j] ns;\n");
```

```
printf($inF "\ttb $reset port[$i-1] <= '0';\n");</pre>
                                       printf($inF "\twait for $reset off[$i-1][$j] ns;\n");
                          #printf($inF "\ttb $reset port[$i-1] <= '1';\n");</pre>
                          printf($inF "\twait;\n");
                          printf($inF "end process; \n");
                          printf($inF "\n");
             }
}
# Stimulus process
if ($no signal input != 0)
printf($inF "-- Insert Processes and code here.\n");
             for (my $i=1; $i <= $no_signal_input; $i++)</pre>
                          my $signal match = '0';
                          for (my k=0; k=0; k<0; k<0; k<0; k=0; 
                                       if ($signal input[$i-1] =~ $signal truthTable[$k])
                                                    $signal match = '1';
                          if ($signal match =~ '0')
                                       printf($inF "-- Stimulus process$i\n");
                                       printf($inF "$signal input[$i-1]: process\n");
                                       printf($inF "begin\n");
                                       if ($signal input type[$i-1] =~ "Duty Cycle")
                                                    for (my $j=0 ; $j \le signal cycle[$i-1] - 1 ;
$j++)
                                                    {
                                                                 printf($inF "tb $signal input[$i-1] <=</pre>
'1';\n");
                                                                 my $delay on = ($signal input duty cycle[$i-
1]/100)*$signal input timing[$i-1];
                                                                 printf($inF "wait for $delay on ns;\n");
                                                                 printf($inF "tb $signal input[$i-1] <=</pre>
'0';\n");
                                                                 my $delay off = ((100 -
$signal input duty cycle[$i-1])/100)*$signal input timing[$i-1];
                                                                 printf($inF "wait for $delay off ns; \n");
                                       }
                                       elsif ($signal input type[$i-1] =~ "Bits")
```

```
for (my $j=0 ; $j \le signal cycle[$i-1] - 1 ;
$j++)
                             printf($inF "tb $signal input[$i-1] <=</pre>
'$signal input bits[$i-1][$j]';\n");
                             if ($j < $signal cycle[$i-1] - 1) {
                                   printf($inF "wait for
$signal input delay[$i-1][$j] ns;\n");
                 }
                 printf($inF "wait;\n");
                 printf($inF "end process;\n");
                 printf($inF "\n");
            }
      }
      if ($no truth table > 0)
           printf($inF "-- Stimulus process\n");
           printf($inF "stim_proc: process\n");
           printf($inF "begin\n");
            for (my $i=1; $i <= $rows - 1; $i++)
                 if (\$i > 0)
                       printf($inF "wait for $input delay ns;\n\n");
                 }
                 for (my $j=0; $j \le $no truth table - 1; <math>$j++)
                       printf($inF "tb $signal truthTable[$j] <=</pre>
\"$input truthTable[$i][$j]\";\n");
           printf($inF "wait;\n");
           printf($inF "end process; \n");
           printf($inF "\n");
      }
}
printf($inF "END behavior; -- architecture\n");
printf($inF "\n");
printf($inF "\n");
#my $new text2 = join " ", $new file, "cfg";
#printf($inF "configuration $new text2 of $new file is\n");
#printf($inF "for behavior\n");
#printf($inF "end for;\n");
```

```
#printf($inF "end $new text2;\n");
close(inF);
print("\nThe script has finished successfully! You can now use the file
$new file vhd.\n\n");
################# Reset all the variable
$no signal input = 0;
@signal input = ();
$no signal cycle = 0;
@signal cycle = ();
@signal input timing = ();
@signal input type = ();
@signal input duty cycle = ();
@signal_input_bits = ();
@signal input delay = ();
notation in the second secon
@signal truthTable = ();
$no reset = 0;
@reset port = ();
@reset cycle = ();
@reset on = ();
@reset off = ();
$no clock = 0;
@clock = ();
@clock port = ();
@input truthTable = ();
sinput delay = 0;
$t->destroy;
MainLoop();
tie *STDOUT, ref $text, $text;
#-----
# Generic Error and Exit routine
sub dienice {
                  my(\$errmsg) = 0;
                  print"$errmsq\n";
                  exit;
 }
```

Perl program for reading design and generating text file

```
# Read file and extract ports name and its features (input/output)
use strict;
use warnings;
use Text::Table;
\#my \$file = \$ARGV[0];
my $file = "Rs232Txd.vhd";
# check to see if the user entered a file name.
#die "syntax: [perl] vhdl_tb.pl existing_file.vhd\n" if ($file eq "");
# Read in the target file into an array of lines
open(inF, $file) or dienice ("file open failed");
my @data = <inF>;
close(inF);
# Make Date int MM/DD/YYYY
          = 0;
my $year
my $month
            = 0;
           = 0:
my $day
(\$day, \$month, \$year) = (localtime)[3,4,5];
# Grab username from PC:
my $author= "$^O user";
if (\$^0 = \mbox{/mswin/i})
  $author= $ENV{USERNAME} if defined $ENV{USERNAME};
}
else
 $author = getlogin();
     Strip newlines
foreach my $i (@data) {
     chomp($i);
     \$i = \ s/--.*//;
                         #strip any trailing -- comments
}
     initialize counters
my $1ine = 0;
```

```
my \$entfound = -1;
      find 'entity' left justified in file
for ($line = 0; $line < $lines; $line++) {</pre>
      if ($data[$line] =~ m/^entity/) {
            $entfound = $line;
            $line = $lines; #break out of loop
      }
}
# find 'end $file', so that when we're searching for ports we don't
include local signals.
my \$entendfound = 0;
file = ~ s/\.vhd$//;
for ($line = 0; $line < $lines; $line++) {</pre>
      if ($data[$line] =~ m/^end $file/) {
            $entendfound = $line;
            $line = $lines; #break out of loop
      }
}
     if we didn't find 'entity' then quit
if (\$entfound == -1) {
      print("Unable to instantiate-no occurance of 'entity' left justified
in file.\n");
      exit;
}
#find opening paren for port list
$entendfound = $entendfound + 1;
my pfound = -1;
# Remove entity line and port (
for ($line = $entfound; $line < $entendfound; $line++) { #start looking</pre>
from where we found module
      data[line] =  s/--.*//; #strip any trailing --comment
        if (\frac{1}{m} = m/(1)) {
                                              # 0x28 is '('
            $pfound = $line;
                \frac{1}{3} $\data[\frac{1}{3}\] =~ s/.*\x28//; # remove "port ("
            #print "$data[$line]\n";
            $line = $entendfound; # break out of loop
      }
}
      if couldn't find '(', exit
if (\$pfound == -1) {
      print("Unable to instantiate-no occurance of '(' after module
keyword.\n");
      exit;
#collect port names
```

```
my @ports;
my @ports3;
# print a(or b) : in STD LOGIC; sum(or carry) : out STD LOGIC;
for ($line = $pfound; $line < $entendfound; $line++) {</pre>
     $data[$line] =~ s/--.*//;
                                  #strip any trailing --comment
     next if not $data[$line] =~ /:.*/;
     push @ports , $data[$line];
     #print "$data[$line]";
}
#print out instantiation
print ("component $file\n"); #print first line
print (" port (\n");
                          #print second line
my $output= join "\n", @ports;
print ("\operatorname{output}); #print ports and last couple of
lines
# Create the module instantiation. A future enhancement would be to call
the script vhdl inst.pl instead.
my @ports2;
my @inOut;
for ($line = $pfound; $line < $entendfound; $line++) {</pre>
     $data[$line] =~ s/--.*//; # strip any trailing --comment
         next if not $data[$line] =~ /:.*;/;
     data[sline] = ~ s/^/ / mg;
                              # add space at the beginning of line
     if (\frac{\sin[\sin]}{-\infty} / \frac{w+}{s+:/}
     {
          push @ports2, $1;
          print "\n$1";
     }
     if (\frac{\sin[\sin]}{-\infty} / s + (w) \cdot s + STD LOGIC)
     {
          push @inOut, $1;
          print "\n$1";
     }
}
##################################
# Create a txt file and ask for test stimulus
my \sin = 1;
my sout = 1;
```

```
my $count = 0;
my @input type;
my $no signal input = 0;
my $no truth table = 0;
my @signal input;
my @signal input timing;
my @signal input duty cycle;
my @signal cycle DC;
my @signal_cycle_bits;
my @signal input type;
my @signal input bits;
my @signal input delay;
my @signal truthTable;
my $no reset = 0;
my @reset_on;
my @reset_off;
my @reset port;
my @reset cycle;
my $no clock = 0;
my @clock;
my @clock port;
my $Reset Or Clock = 0;
# check to make sure that the file doesn't exist.
file = ~ s/\.vhd$//;
my $new file = join " ", $file, "stimulus";
my $new file vhd = join ".", $new file, "txt";
open(FH, '>', $new file vhd) or die $!;
foreach my $i (@inOut) {
     if (\$i = \sim "in")
     {
          print FH "\nSignal input $in =: $ports[$count]";
          if (index($ports2[$count],"Rst") >= 0 or
index($ports2[$count],"Reset") >= 0 or index($ports2[$count],"rst") >= 0
or index($ports2[$count], "reset") >= 0)
          {
               print FH
print FH "\n-- Reset Input Type --";
               print FH "\n\n-----
----\n";
               print FH "\nHow many Cycle : ";
               print FH "\nClock On Timing in (ns) : ";
               print FH "\nClock Off Timing in (ns) : ";
               $Reset Or Clock = 1;
          }
```

```
if (index($ports2[$count],"Clk") >= 0 or
index($ports2[$count],"Clock") >= 0 or index($ports2[$count],"clk") >= 0
or index($ports2[$count],"clock") >= 0)
           print FH
print FH "\n-- Clock Input Type --";
           print FH "\n\n-----
----\n";
           print FH "\nClock Timing in (ns) : ";
           $Reset Or Clock = 1;
       if ($Reset Or Clock =~ 0)
           print FH
print FH "\n-- Signal Input Type --";
           print FH "\n\n-----
  ----\n";
           print FH "\nInput Type (Duty_Cycle/Bits/Truth_Table) :";
           print FH "\n\n-----
----\n";
           print FH "\nDuty Cycle Input Type";
           print FH "\nHow many Cycle : ";
           print FH "\nSignals input Period in (ns) : ";
           print FH "\nSignals input $in duty cycle (out of 100) :
";
          print FH "\n\n-----
----\n";
           print FH "\n-- Bits Input Type --";
           print FH "\nBits1 : ";
           print FH "\nDelay Timing in (ns) : ";
           print FH "\nBits2 : ";
           print FH "\nDelay Timing in (ns) : ";
           print FH "\nBits3 : ";
           $signal truthTable[0][$no truth table] = $ports2[$count];
           $no truth table = $no truth table + 1;
       print FH
****\n";
Reset Or Clock = 0;
       \sin = \sin + 1;
   }
   elsif ($i =~ "out")
```

```
print FH "\nSignal output $out == $ports[$count]";
         \text{$}out = \text{$}out + 1;
    }
    else
        print "Error in file";
count = count + 1;
}
########################## Truth Table Input
####################################
my @input truthTable;
my @input delay;
my $cycle truthTable;
my @combinations;
my $count2 = 0;
my $tb = Text::Table->new(
);
if ($no truth table > 0)
    print FH
****\n";
    print FH
print FH "\n-- Truth Table Input Type --\n";
    print FH
print FH "\nDo You Want Truth Table Inputs (Yes/No) : \n";
    show combinations ($no truth table);
    $tb->load(
         @signal truthTable
    );
    $tb->load(
         @combinations
    );
    print FH "\n";
    $tb->load(
         "Time : "
    );
}
print FH $tb;
```

Read text file and generate testbench

```
# Read file and extract ports name and its features (input/output)
use strict;
use warnings;
use Text::Table;
\#my \$file = \$ARGV[0];
my $file = "half adder stimulus.txt";
# Read in the target file into an array of lines
open(inF, $file) or dienice ("file open failed");
my @data = \langle inF \rangle;
close(inF);
# Make Date int MM/DD/YYYY
my $year
            = 0;
my $month
             = 0;
              = 0;
my $day
(\$day, \$month, \$year) = (localtime)[3,4,5];
# Grab username from PC:
my $author= "$^0 user";
if (\$^0 = \mbox{mswin/i})
  $author= $ENV{USERNAME} if defined $ENV{USERNAME};
}
```

```
else
{
  $author = getlogin();
      Strip newlines
#foreach my $i (@data) {
      chomp($i);
      $i =~ s/--.*//;
#
                              #strip any trailing -- comments
# }
      initialize counters
my $lines = scalar(@data);
                                   #number of lines in file
my $line = 0;
my $count signal = 0;
my $Truth Table Line;
my @Input_Line = -1;
my @Input ports STD;
my @Input ports;
my @Output ports;
my @Output ports STD;
      find 'Signal input' left justified in file
for ($line = 0; $line < $lines; $line++) {</pre>
      if ($data[$line] =~ m/^Signal input/) {
            $Input Line[$count signal] = $line;
            #print "\n$Input Line[$count signal]";
            if (\frac{1}{s} = -\frac{s*(.+)}{s})
                  push @Input ports STD, $1;
                  if (\frac{1}{v}) = - /\sqrt{v}
                        push @Input ports, $1;
                        print "\n$1\overline{\ }n";
                  }
            $count signal = $count signal + 1;
      elsif ($data[$line] =~ m/^Signal output/) {
            $Input Line[$count signal] = $line - 1;
            if (\frac{1}{s} = \frac{1}{s} (.+) )
            {
                  push @Output ports STD, $1;
                  if (\frac{\sin[\sin]}{-\infty} / \frac{(w+) \cdot s+:}{}
                  {
                        push @Output ports, $1;
                        print "n$1\n";
                  }
            }
```

```
elsif ($data[$line] =~ m/^-- Truth Table/) {
            $Truth Table Line = $line;
           print "\nTruth Table is Found \n\n";
      }
}
      if we didn't find 'Signal input' then quit
if (\$Input Line[0] == -1) {
      print("Unable to find 'Signal input' in the file.\n");
      exit;
}
my $count data = 0;
my $type;
my $data type;
my @data rst;
my @data clk;
my @data signal;
my @data_signal_test;
my $no signal input = 0;
my $no signal input2 = 0;
my @stored input2;
my @signal input;
my $no reset = 0;
my @reset port;
my $no clock = 0;
my @clock port;
for ($count data = 0; $count data <= $count signal - 1; $count data++) {</pre>
      if (index($Input ports[$count data],"Rst") >= 0 or
index($Input ports[$count data], "Reset") >= 0 or
index($Input ports[$count data],"rst") >= 0 or
index($Input ports[$count data], "reset") >= 0)
            $type = "Reset";
            $reset port[$no reset] = $Input ports[$count data];
            $no reset = $no reset + 1;
      }
      elsif (index($Input ports[$count data],"Clk") >= 0 or
index($Input ports[$count data],"Clock") >= 0 or
index($Input_ports[$count_data],"clk") >= 0 or
index($Input ports[$count data],"clock") >= 0)
            $type = "Clock";
            $clock_port[$no_clock] = $Input_ports[$count_data];
            $no_clock = $no_clock + 1;
```

```
}
      else
            $type = "Signal";
            $signal input[$no signal input] = $Input ports[$count data];
            $no signal input = $no signal input + 1;
            no signal input 2 = 0;
      }
      for ($line = $Input Line[$count data] + 1; $line <</pre>
$Input Line[$count data + 1]; $line++) {
            if ($type =~ "Reset") {
                   if (\frac{1}{v}) = -\frac{1}{v} + \frac{1}{v}
                         push @data rst, $1;
                         print "n$1\n";
                   }
            elsif ($type =~ "Clock") {
                   if (\frac{1}{v}) = -\frac{1}{v} + \frac{1}{v}
                         push @data clk, $1;
                         print "n$1\n";
                   }
            elsif ($type =~ "Signal") {
                   if (\frac{\sin[\sin]}{-\infty} / \frac{\sinh(w+)}{)}
                         $data signal[$no signal input -
1][$no signal input2] = $1;
                         $no signal input2 = $no signal input2 + 1;
                         print "n$1\n";
                   }
            }
      }
      if ($no signal input2 != 0) {
            $\frac{1}{5}\text{stored_input2}[$\text{no_signal_input - 1}] = $\text{no_signal_input2};
            print "\nStored: $stored input2[$no signal input - 1]\n\n";
      }
}
my @reset sig;
my $count1_reset = 0;
for (my \$i = 0; \$i \le \$no reset - 1; \$i++) {
      print "\n\n$reset port[$i]\n";
      for (my \$j = 0 ; \$j \le 2 ; \$j++) \{
```

```
$reset sig[$i][$count1 reset] = $data rst[$j];
            print "$reset sig[$i][$count1 reset]\n";
            $count1 reset = $count1 reset + 1;
      }
      count1 reset = 0;
}
my @clock = @data clk;
my @signal sig DC;
my @signal sig Bits;
my $type_sig;
my $type sig line;
my $signal_DC_count = 0;
my $signal Bits count = 0;
my $no truth table = 0;
my @signal truthTable;
for (my $i = 0; $i \le $no signal input - 1; <math>$i++) {
     print "\n\n$signal input[$i]\n";
      if ($data signal[$i][0] =~ "Duty Cycle") {
            for (my \$j = 1 ; \$j \le \$stored input2[\$i] - 1 ; \$j++){
                  $signal_sig_DC[$signal_DC_count][$j - 1] =
$data signal[$i][$j];
                 print "$signal sig DC[$signal DC count][$j - 1]\n";
            $signal DC count = $signal DC count + 1;
      elsif ($data signal[$i][0] =~ "Bits") {
            for (my \ \ j = 1 \ ; \ \ j <= \ \ stored input2[\ j = 1 \ ; \ \ j ++) \{
                  $signal sig Bits[$signal Bits count][$j - 1] =
$data signal[$i][$j];
                 print "$signal_sig_Bits[$signal Bits count][$j - 1]\n";
            $signal Bits count = $signal Bits count + 1;
      elsif ($data signal[$i][0] =~ "Truth Table") {
            $signal truthTable[$no truth table] = $signal input[$i];
           print "\nTruth Table: $signal truthTable[$no truth table]";
            $no truth table = $no truth table + 1;
      }
}
my $count spl = 0;
my length spl = 0;
my @data truth table;
my $data_truth_table_delay;
for (my $line = $Truth Table Line + 7; $line < $lines; $line++) {
```

```
if (\frac{1}{m} = m/^Time/) {
            if (\frac{\sin[\sin]}{-\infty} / \frac{\sinh(w+)}{\sin}
                       $data truth table delay = $1;
                       print "\nDelay Timing: $1\n";
      }
      else{
           my @spl = split(' ', $data[$line]);
            foreach my $i (@spl)
                 $data truth table[$count spl][$length spl] = ${i};
                 print "\n\nSplit Line ($count spl) ($length spl): ${i}\n";
                 \length spl = \length spl + 1;
            = 0;
            $count spl = $count spl + 1;
      }
}
my @portlines;
foreach my $i (@Input_ports_STD) {
      $i = \ s/ in//;
      push @portlines, "\tsignal tb $i";
}
my @portlinesInst;
foreach my $i (@Input ports) {
      push @portlinesInst, "$i \t=> tb $i";
}
my $out2 = join "\n", @portlines;
my $out3 = join "\n", @portlinesInst;
my @portlines1;
my $count STD = 0;
foreach my $i (@Output ports STD) {
      \$i = \ s/ out//;
      $count STD++;
     push @portlines1, "\tsignal tb $i";
}
my @portlinesInst1;
foreach my $i (@Output ports) {
      push @portlinesInst1, "$i \t=> tb $i";
$portlines1[$count STD - 1] =~ tr/)//d;
my $out4 = join "\n", @portlines1;
my $out5 = join "\n", @portlinesInst1;
```

```
# check to make sure that the file doesn't exist.
$file =~ s/\_stimulus.txt$//;
my $new file = join " ", $file, "tb";
my $new_file_vhd = join ".",$new file,"vhd";
open(my $inF, ">", $new_file_vhd);
# Print title
printf($inF "------
----\n");
printf($inF "--
Revision: 1.1 \n");
printf($inF "--
Date: %02d/%02d/%04d \n", $month+1, $day, $year+1900);
printf($inF "------
----\n");
#printf($inF "--\t\t\t My Company Confidential Copyright © %04d My
Company, Inc.\n", $year+1900);
printf($inF "--\n");
printf($inF "-- File name : $file.vhd\n");
printf($inF "-- Title : Automatic HDL Testbench Generation\n");
printf($inF "-- Module : $file\n");
printf($inF "-- Author : $author\n");
printf($inF "-- Purpose : Year 4 FYP\n");
printf($inF "--\n");
#printf($inF "-- Roadmap :\n");
printf($inF "------
----\n");
#printf($inF "-- Modification History :\n");
#printf($inF "--\tDate\t\tAuthor\t\tRevision\tComments\n");
#printf($inF "--\t%02d/%02d/%04d\t$author\tRev A\t\tCreation\n", $month+1,
$day, $year+1900);
#printf($inF "------
----\n");
printf($inF "\n");
# Library
printf($inF "Library IEEE;\n");
printf($inF "use IEEE.STD LOGIC 1164.all;\n");
#printf($inF "use IEEE.std logic unsigned.all;\n");
#printf($inF "use IEEE.std logic arith.all;\n");
#printf($inF "use IEEE.Numeric STD.all;\n");
#printf($inF "\n");
#printf($inF "library work; \n");
#my $new_text = join " ", $file, "pkgs.all";
#printf($inF "use work.$new text;\n");
printf($inF "\n");
printf($inF "\n");
# Entity
printf($inF "-- Declare module entity. Declare module inputs, inouts, and
outputs.\n");
printf($inF "entity $file is\n");
printf($inF "end $file;\n");
```

```
printf($inF "\n");
# Architecture
printf($inF "-- Begin module architecture/code.\n");
printf($inF "ARCHITECTURE behavior OF $file IS\n");
printf($inF "\n");
# Component
print ($inF "COMPONENT $file\n"); #print first line
print $inF "PORT(\n";
                             #print second line
my $InSTD = join "\n\t", @Input ports STD;
my $OutSTD = join "\n\t", @Output ports STD;
printf($inF "$InSTD\n");
print($inF "\n");
printf($inF "$OutSTD\n");
print ($inF " END COMPONENT; \n"); #print Input ports and last couple of
lines
print ($inF "\n");
# UUT Port Signals
#printf($inF "-- UUT Port Signals.\n");
#printf($inF "$out;\n"); #print ports and last couple of lines
#printf($inF "\n");
printf($inF "-- Inputs\n");
printf($inF "$out2\n");
printf($inF "\n");
printf($inF "-- Outputs\n");
printf($inF "$out4\n");
printf($inF "\n");
printf($inF "-- Local parameter, wire, and register declarations go
here.\n");
printf($inF "-- N/A\n");
printf($inF "-- general signals\n");
printf($inF "-- N/A\n");
printf($inF "\n");
printf($inF "-- *** Instantiate Constants ***\n");
if ($no clock != 0)
# Clock
     for (my $i=1; $i <= $no clock; $i++)
           printf($inF "constant clk PERIOD$i: time := $clock[$i-1]
ns; \n");
           printf($inF "\n");
      }
}
```

```
printf($inF "BEGIN\n");
printf($inF "\n");
printf($inF "-- Instantiate the UUT module.\n");
printf($inF "uut : $file\nport map (");
                                               #print first line
printf($inF "\n\t$out3");
printf($inF "\n\t$out5\n\n");
printf($inF "\n");
# Generate Clock
if ($no clock != 0)
printf($inF "-- Generate necessary clocks.\n");
      for (my $i=1 ; $i <= $no clock ; $i++)
            printf($inF "Clk process$i: process\n");
            printf($inF "begin\n");
            printf($inF "\ttb_$clock_port[$i-1] <= '1';\n");</pre>
            printf($inF "\twait for clk PERIOD$i / 2;\n");
            printf($inF "\ttb $clock port[$i-1] <= '0';\n");</pre>
            printf($inF "\twait for clk PERIOD$i / 2;\n");
            printf($inF "end process;\n");
            printf(sinF "n");
      }
}
# Reset
if ($no reset != 0)
printf($inF "-- Toggle the resets.\n");
      for (my $i=1 ; $i \le $no reset ; $i++)
      {
            printf($inF "reset$i: process\n");
            printf($inF "begin\n");
            for (my \ j=0 \ ; \ j \le \ sig[\ i-1][0] - 1 \ ; \ j++)
                  printf($inF "\ttb $reset port[$i-1] <= '1';\n");</pre>
                  printf($inF "\twait for $reset sig[$i-1][1] ns;\n");
                  printf($inF "\ttb $reset port[$i-1] <= '0';\n");</pre>
                  printf($inF "\twait for $reset sig[$i-1][2] ns;\n");
            printf($inF "\ttb $reset port[$i-1] <= '1';\n");</pre>
            printf($inF "\twait;\n");
            printf($inF "end process; \n");
            printf($inF "\n");
      }
}
```

```
# Stimulus process
if ($no signal input != 0)
printf($inF "-- Insert Processes and code here.\n");
      for (my $i=0; $i \le $no signal input - 1; <math>$i++)
            my $signal match = '0';
            for (my k=0; k=0; k=0; k=0; k=0; k=0
                  if ($signal input[$i-1] =~ $signal truthTable[$k])
                        $signal match = '1';
                  }
            }
            if ($signal match =~ '0')
                  printf($inF "-- Stimulus process$i\n");
                  printf($inF "$signal input[$i]: process\n");
                  printf($inF "begin\n");
                  if ($data signal[$i][0] =~ "Duty Cycle") {
                        for (my \$j = 0 ; \$j \le \$data signal[\$i][1] - 1 ;
$j++)
                        {
                              printf($inF "\ttb $signal input[$i] <=</pre>
'1';\n");
                              my $delay on =
($data signal[$i][3]/100)*$data signal[$i][2];
                              printf($inF "\twait for $delay on ns;\n");
                              printf($inF "\ttb $signal input[$i] <=</pre>
'0';\n");
                              my $delay off = ((100 -
$data signal[$i][3])/100)*$data_signal[$i][2];
                              printf($inF "\twait for $delay off ns;\n");
                  elsif ($data signal[$i][0] =~ "Bits") {
                        for (my \$j = 1 ; \$j \le \$stored input2[\$i] - 1 ;
$j++){
                              if (\$ j \% 2 == 0) {
                                    printf($inF "\twait for
$data signal[$i][$j] ns;\n");
                              else {
                                    printf($inF "\ttb $signal input[$i] <=</pre>
'$data signal[$i][$j]'; \n");
                        }
                  }
```

```
printf($inF "\twait;\n");
                 printf($inF "end process; \n");
                 printf($inF "\n");
      }
      if ($no truth table > 0)
           printf($inF "-- Stimulus process\n");
           printf($inF "stim proc: process\n");
           printf($inF "begin\n");
           for (my $i=0; $i \le $count spl - 1; $i++)
                 if (\$i > 0)
                 {
                       printf($inF "wait for $data truth table delay
ns; \n\n");
                 }
                 for (my j=0; j=0; j=0) truth table - 1; j++
                       printf($inF "tb $signal truthTable[$j] <=</pre>
\"$data_truth_table[$i][$j]\";\n");
                 }
           printf($inF "wait; \n");
           printf($inF "end process; \n");
           printf($inF "\n");
      }
}
printf($inF "END behavior; -- architecture\n");
printf($inF "\n");
printf($inF "\n");
#my $new text2 = join " ", $new file, "cfg";
#printf($inF "configuration $new text2 of $new file is\n");
#printf($inF "for behavior\n");
#printf($inF "end for;\n");
#printf($inF "end $new text2;\n");
close(inF);
print("\nThe script has finished successfully! You can now use the file
$new file vhd.\n\n");
exit;
```

```
# Generic Error and Exit routine
#-----

sub dienice {
    my($errmsg) = @_;
    print"$errmsg\n";
    exit;
}
```