CMPE110 Lecture 18 Virtual Memory 2

Heiner Litz

https://canvas.ucsc.edu/courses/12652

Announcements




Review



Page Faults




- Page fault → an exception case
 - HW indicates exception cause and problematic address
 - OS handler invoked to move data from disk into memory
 - Current process suspends, others can resume
 - OS has full control over placement
 - When process resumes, repeat load or store



TLB Organization






Virtually Indexed, Physically Tagged Caches

12b





20b

virtual page number page offset

cache tag

20b

page offset

cache byte index offset

8b

4b

- Translation & cache access in parallel
 - Start access to cache with page offset
 - Tag check used physical address
- Only works when
 - VPN bits not needed for cache lookup
 - Cache Size ≤ Page Size * Associativity
 - I.e. Set Size ≤ Page Size
 - Ok, we want L1 to be small anyway

Final Problem: Page Table Size



Page table size is proportional to size of address space

x86 example: virtual addresses are 32 bits, pages are 4 KB

Total number of pages: $2^{32} / 2^{12} = 1$ Million

Page Table Entry (PTE) are 32 bits wide

Total page table size is therefore $1M \times 4$ bytes = 4MB

But, only a small fraction of those pages are actually used!

Why is this a problem?

The page table must be resident in memory (why?)

What happens for the 64-bit version of x86?


What about running multiple programs?

Solution: Multi-Level Page Tables



- Use a hierarchical page table structure
- Example: Two levels
 - First level: directory entries
 - Second level: actual page table entries
- Only top level must be resident in memory
- Remaining levels can be in memory, on disk, or unallocated
 - Unallocated if corresponding ranges of the virtual address space are not used

Two-level Page Tables



- Disadvantage: multiple page faults
 - Accessing a PTE page table can cause a page fault
 - Accessing the actual page can cause a second page fault
 - TLB plays an even more important role

Putting it All Together







- 32 bit address space with 4KB pages
- 2-level cache hierarchy
 - L1 I/D: 16KB, 4-way, 128 sets, 32B blocks
 - L2: 128KB 2MB
- TLBs
 - I-TLB: 32 entries, 4-way, 8 sets
 - D-TLB: 64 entries, 4-way, 16 sets
 - 32 entries, 8 sets

P6 2-level Page Table Structure



Page directory

One page directory per process.

1024 page es tables

1024 4-byte page directory entries (PDEs) that point to page tables

Page directory must be in memory if process running

Always pointed to by PDBR

1024

Up to

PTEs

page

1024

PDEs PDEs

1024 PTEs


Page tables

1024 4-byte page table entries (PTEs) that point to pages.


Page tables can be paged in and out

1024 PTEs

Representation of Virtual Address Space



P6 Translation



P6 Page Directory Entry (PDE)

31	12 11	9	8	7	6	5	4	3	2	1	0 "
Page table physical base add	dr Avail		G	PS		Α	CD	WT	U/S	R/W	P=1

Page table physical base address: 20 most significant bits of physical page table address (forces page tables to be 4KB aligned)

Avail: available for system programmers

<u>G</u>: global page (don't evict from TLB on task switch)

<u>PS</u>: page size 4K (0) or 4M (1)

A: accessed (set by MMU on reads and writes, cleared by software)

CD: cache disabled (1) or enabled (0)

WT: write-through or write-back cache policy for this page table

<u>U/S</u>: user or supervisor mode access

R/W: read-only or read-write access

P: page table is present in memory (1) or not (0)

P6 page table entry (PTE)

3	12	11	9	8	7	6	5	4	3	2	1_	0	
	Page physical base address	Avail		G	0	D	Α	CD	WT	U/S	R/W	P=1	

Page base address: 20 most significant bits of physical page address (forces pages to be 4 KB aligned)

Avail: available for system programmers

<u>G</u>: global page (don't evict from TLB on task switch)

<u>D</u>: dirty (set by MMU on writes)

A: accessed (set by MMU on reads and writes)

CD: cache disabled or enabled

WT: write-through or write-back cache policy for this page

U/S: user/supervisor

R/W: read/write

P: page is present in physical memory (1) or not (0)


31 Available for OS (page location in secondary storage) P=0


Abbreviations




MMU

- Memory management unit: controls TLB, handles TLB misses
- Components of the virtual address (VA)
 - TLBI: TLB index
 - TLBT: TLB tag
 - VPO: virtual page offset
 - VPN: virtual page number
- Components of the physical address (PA)
 - PPO: physical page offset (same as VPO)
 - PPN: physical page number
 - CO: byte offset within cache line
 - CI: cache index
 - CT: cache tag








Translating with the P6 page tables (case 1/1)





Case 1/1: page table and page present.

MMU Action:


 MMU build physical address and fetch data word.

Disk

- OS action
 - none

Translating with the P6 page tables (case 1/0)





Case 1/0: page table present but page missing.

MMU Action:

- page fault exception
- handler receives the following args:
 - VA that caused fault
 - fault caused by non-present page or page-level protection violation
 - read/write
 - user/supervisor


Disk

Data page

data

Translating with the P6 page tables (case 1/0, cont)






OS Action:

- Check for a legal virtual address.
- Read PTE through PDE.
- Find free physical page (swapping out current page if necessary)
- Read virtual page from disk and copy to physical page
- Restart faulting instruction by returning from exception handler.

Disk

Translating with the P6 page tables (case 0/1)






- Case 0/1: page table missing but page present.
- Introduces consistency issue.
 - potentially every page out requires update of disk page table.
- Linux disallows this
 - if a page table is swapped out, then swap out its data pages too.

Translating with the P6 page tables (case 0/0)






Case 0/0: page table and page missing.

MMU Action:

page fault exception

Translating with the P6 page tables (case 0/0, cont)







OS action:

- swap in page table.
- restart faulting instruction by returning from handler.

Like case 0/1 from here on.


Disk






L1 Cache Access





- Partition PA into CO, CI, and CT
- Use CT to if line at set CI is hit or miss
 - If miss, check L2
 - If hit, extract word at byte offset CO and return to processor.

Speeding Up L1 Access



virtual

Physical address

address (VA) 20

12

VPO

Observation

(PA)

Bits that determine CI identical in virtual and physical address

20

CT

PPN

Addr.

Trans.

VPN

- Can index into cache while address translation being performed
- Then check with CT from physical address
- "Virtually indexed, physically tagged"





Use hard disk (or Flash) as a large storage for data of all programs

Main memory (DRAM) is a cache for the disk

Managed jointly by hardware and the operating system (OS)

Each running program has its own virtual address space

Address space as shown in previous figure (0 -2^{32} -1 bytes)

Protected from other programs

Frequently-used portions of virtual address space copied to DRAM

DRAM = physical address space

Hardware + OS <u>translate</u> virtual addresses (VA) used by program to physical addresses (PA) used by the hardware

Translation enables relocation (DRAM<->disk) & protection





- Mechanisms to protect OS from user programs
 - Modes + virtual memory
- Mechanisms to switch control flow between OS and user programs
 - System calls + exceptions/interrupts
- Mechanisms to protect user programs from each other
 - Virtual memory
- Mechanisms to interact with I/O devices
 - Primarily memory-mapped I/O

Hardware Modes (Protecting OS from User Programs)



2 modes are needed, but some architectures have more

<u>User mode:</u> Used to run user processes

Accessible instructions: user portion of the ISA

The instructions we have seen so far

Accessible state: user registers and memory

But virtual memory translation is always on

Cannot access EPC, Cause, ... registers

Exceptions and interrupts are always on

Kernel mode: used to run (most of) the kernel

Accessible instructions: the whole ISA

User + privileged instructions

Accessible state: everything

Virtual memory, exceptions, and interrupts may be turned off