# CMPE110 Lecture 13 Caches I

Heiner Litz

https://canvas.ucsc.edu/courses/12652

## **Announcements**



## **Review**



## Instruction-Level Parallelism




$$D = 3(a - b) + 7ac$$

#### Data-flow execution order

## Sequential execution order

```
Id a
Id b
sub a-b
mul 3(a-b)
Id c
mul ac
mul 7ac
add 3(a-b)+7ac
st d
```








Rename (map) architectural registers to physical registers in decode stage to get rid of false dependencies

Superscalar + Dynamic scheduling + register renaming

add 
$$$t0_A$$
,  $$t1$ ,  $$t2$  sub  $$t0_B$ ,  $$t1$ ,  $$t2$  or  $$t3$ ,  $$t0_A$ ,  $$t2$  and  $$t5$ ,  $$t0_B$ ,  $$t2$ 


Need more physical registers than architectural registers Physical registers are automatically recycled



## **Performance/Power Tradeoffs**




#### ARM A8



Minnespec Benchmarks

#### Intel i7 920



# **Caches**



۶

## **Memory Stalls?**



- Cannot access all memory in 1 cycle
  - Not if you want tens of GigaBytes of memory at least
- Need to optimize the memory system too
  - And re-unify data/instruction memory

# **Memory Technologies**



- Static RAM (SRAM)
  - 20MB/chip, 0.2ns 2.5ns, >100\$ per GB
- Dynamic RAM (DRAM)
  - 0.5GB per chip, 50ns 70ns, ~\$5 per GB
- Flash (non-volatile)
  - 16GB per chip, 20usec 5msec, ~\$0.5 per GB
- Magnetic disk (non-volatile, mechanical)
  - >1TB per disk, 5ms 20ms, \$0.05 per GB
- Ideal memory
  - Access time of SRAM
  - Capacity and cost/GB of disk





	SRAM	DRAM	NAND Flash
Cell size	130 F <sup>2</sup>	6 F <sup>2</sup>	4F <sup>2</sup>
Read latency	0.2ns	<10ns	<100usec
Write latency	0.2ns	<10ns	100usec – 3msec
Non-volatile	No	No	Yes
Retention	Infinite	64msec	10 years
Write cycles	>1e16	>1e16	1e4 <b>–</b> 1e5
Write energy	4E-15 J/bit	5E-16 J/bit	>2E-16 J/bit
Access	Byte level	Byte level	Block level

# Distance -> Time and Energy




### Access on-chip SRAM

Delay: ~2mm/ns

Energy: 1pJ/bit-mm

#### Can access a small array in 1 cycle


- 256Kb = 256 rows x 1024 columns
- 0.01mm<sup>2</sup> of DRAM 0.1mm<sup>2</sup> SRAM







- Build a big, fast, cheap memory
- Big memories are slow
  - Even when built from fast components
  - Even if they are on-chip
- Fast memories are expensive



## Reminder: Key Tools for System Architects



- 1. Pipelining
- 2. Parallelism
- 3. Out-of-order execution
- 4. Prediction
- 5. Caching
- 6. Indirection
- Amortization
- 8. Redundancy
- 9. Specialization
- 10. Focus on the common case

## Locality



### Principle of locality

- Programs work on a relatively small portion of data at any time
- Can predict data accessed in near future by looking at recent accesses

## Temporal locality

 If an item has been referenced recently, it will probably be accessed again soon

#### Spatial locality

- If an item has been accessed recently, nearby items will tend to be referenced soon
- Examples?






## **Spatial Locality**


## **Temporal Locality**

```
a = p.x*p.x + p.y*p.y;

b = (p.x - q.x);

c = (p.y - q.y);
```







# **Exploiting Locality: Memory Hierarchy**



- Store everything on disk or Flash
- Copy recently accessed & nearby data to smaller DRAM memory
  - DRAM is called main memory
- Copy more recently accessed & nearby data to smaller SRAM memory
  - Called the cache



## **Memory Hierarchy**



## **Caches**



- A cache holds recently referenced data
  - Functions as a buffer for larger, slower storage components
- Exploits principle of locality
  - Provide as much inexpensive storage space as possible
  - Offer access speed equivalent to the fastest memory
    - For data in the cache
    - Key is to have the right data cached
- Computer systems often use multiple caches
- Cache ideas are not limited to hardware designers
  - Example: Web caches widely used on the Internet

## **Cache Questions**




- Where can I store a particular piece of data? (mapping)
  - Direct mapped (single location)
  - Fully associative (anywhere)
  - Set associative (anywhere in a set)
- What do I throw out to make room? (replacement policy)
- How much data to I move at a time? (block Size)
- How do we handle writes?
  - Bypass cache
  - Write thru the cache
  - Write into the cache and then write back

## **Direct Mapped Cache**



- Location in cache determined by (main) memory address
- Direct mapped: only one choice
  - (Block address in memory) modulo (# blocks in cache)



#### Simplification

- If # blocks in cache is power of 2
- Modulo is just using the loworder bits






- How do we know which particular block is stored in a cache location?
  - Store block address as well as the data
  - Actually, only need the high-order bits
  - Called the tag
- What if there is no data in a location?
  - Valid bit: 1 = present, 0 = not present
  - Initially 0

# **Cache Organization & Access**







#### Assumptions

- 32-bit address
- 4 Kbyte cache
- 1024 blocks, 32 bit/block

#### Steps

- Use index to read V, tag from cache
- Compare read tag with tag from address
- 3. If match, return data & hit signal
- 4. Otherwise, return miss





- 8-blocks, 1 word/block, direct mapped
- Initial state

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Miss	110

#### Compulsory/Cold Miss

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		

Word addr	Binary addr	Hit/miss	Cache block
26	11 010	Miss	010

#### Compulsory/Cold Miss

Index	V	Tag	Data
000	N		
001	N		
010	Υ	11	Mem[11010]
011	N		
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		

Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Hit	110
26	11 010	Hit	010

Hit

Index	V	Tag	Data
000	N		
001	N		
010	Υ	11	Mem[11010]
011	N		
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		

Word addr	Binary addr	Hit/miss	Cache block
16	10 000	Miss	000
3	00 011	Miss	011
16	10 000	Hit	000

Index	V	Tag	Data
000	Y	10	Mem[10000]
001	N		
010	Υ	11	Mem[11010]
011	Υ	00	Mem[00011]
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		

Word addr	Binary addr	Hit/miss	Cache block
18	10 010	Miss	010

#### Replacement

Index	V	Tag	Data
000	Υ	10	Mem[10000]
001	N		
010	Υ	10	Mem[10010]
011	Υ	00	Mem[00011]
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		

## **Terminology**



- Block Minimum unit of data that is present at any level of the hierarchy
- Hit Data found in the cache
- Hit rate Percent of accesses that hit
- Hit time Time to access on a hit
- Miss Data not found in the cache
- Miss rate Percent of misses (1 Hit rate)
- Miss penalty Overhead in getting data from a higher numbered level
  - Miss penalty = higher level access time + Time to deliver to lower level + Cache replacement / forward to processor time
  - Miss penalty is usually much larger than the hit time
  - This is in addition to the hit time
- These apply to each level of a multi-level cache
  - e.g., we may miss in the L1 cache and then hit in the L2





Access time = hit time + miss rate × miss penalty

- Average Memory Access Time (AMAT)
  - Formula can be applied to any level of the hierarchy
    - Access time for that level
  - Can be generalized for the entire hierarchy
    - Average access time that the processor sees for a reference





- Why does a reference miss in the cache?
- Compulsory this is the first time you referenced this item
- Capacity not enough room in the cache to hold items
  - i.e., this miss would disappear if the cache were big enough
- Conflict item was replaced because of a conflict in its set
  - i.e., this miss would disappear with more associativity

## **How Processor Handles a Miss**



- Assume that cache access occurs in 1 cycle
  - Hit is great, and basic pipeline is fine
     CPI penalty = miss rate × miss penalty
- For our processor, a miss stalls the pipeline (for a instruction or data miss)
  - Stall the pipeline (you don't have the data it needs)
  - Send the address that missed to the memory
  - Instruct main memory to perform a read and wait
  - When access completes, return the data to the processor
  - Resume the instruction





- Motivation: exploit spatial locality & amortize overheads
- This example: 64 blocks, 16 bytes/block
  - To what block number does address 1200 map?
  - Block address = 1200/16 = 75
  - Block index = 75 modulo 64 = 11


31	10 9	4	3 0
Tag		Index	Offset
22 bit	:S	6 bits	4 bits

- What is the impact of larger blocks on tag/index size?
- What is the impact of larger blocks on the cache overhead?
  - Overhead = tags & valid bits






- Assume a 2<sup>n</sup> byte direct mapped cache with 2<sup>m</sup> byte blocks
  - Byte select The lower m bits
  - Cache index The lower (n-m) bits of the memory address
  - Cache tag The upper (32-n) bits of the memory address



## **Block Sizes**



- Larger block sizes take advantage of spatial locality
  - Also incurs larger miss penalty since it takes longer to transfer the block into the cache (can finesse this)
  - Large block can also increase the average time or the miss rate
- Tradeoff in selecting block size
- Average Access Time = Hit Time + Miss Penalty MR



# **Direct Mapped Problems: Conflict misses**



- Two blocks are used concurrently and map to same index
  - Only one can fit in the cache, regardless of cache size
  - No flexibility in placing 2<sup>nd</sup> block elsewhere
- Thrashing
  - If accesses alternate, one block will replace the other before reuse
    - in our previous example 18, 26, 18, 26, ... every reference will miss
  - No benefit from caching
- Conflicts & thrashing can happen quite often





Consider the following example code:

```
double a[8192], b[8192], c[8192];

void vector_sum()
{
   int i;


   for (i = 0; i < 8192; i++)
        c[i] = a[i] + b[i];
}</pre>
```

- Arrays a, b, and c will tend to conflict in small caches
- Code will get cache misses with every array access (3 per loop)
- Spatial locality savings from blocks will be eliminated
- How can the severity of the conflicts be reduced?

## **Fully Associative Cache**



- Opposite extreme in that it has no cache index to hash
  - Use any available entry to store memory elements
  - No conflict misses, only capacity misses
  - Must compare cache tags of all entries to find the desired one
    - Expensive or slow



### N-way Set Associative Cache





- Compromise between direct-mapped and fully associative
  - Each memory block can go to one of N entries in cache
    - Each "set" can store N blocks; a cache contains some number of sets
  - For fast access, all blocks in a set are search in parallel
- How to think of a N-way associative cache with X sets
  - 1st view: N direct mapped caches each with X entries
    - Caches search in parallel
    - Need to coordinate on data output and signaling hit/miss
  - 2<sup>nd</sup> view: X fully associative caches each with N entries
    - One cache searched in each case

## **Associative Cache Example**





#### **Direct mapped**






#### Set associative





#### **Fully associative**





## **Associative Cache Example**



### One-way set associative (direct mapped)

Block	Tag	Data
0		
1		
2		
3		
4		
5		
6		
7		

#### Two-way set associative

Set	Tag	Data	Tag	Data
0				
1				
2				
3				

#### Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

#### Eight-way set associative (fully associative)

Tag	Data														





- Compare 4-block caches
  - Direct mapped, 2-way set associative, fully associative
  - Block access sequence: 0, 8, 0, 6, 8

#### Direct mapped

Index = (address % 4)

Block	Cache	Hit/miss	it/miss Cache content after access			
address	index		0	1	2	3
0	0	miss	Mem[0]			
8	0	miss	<b>Mem[8]</b>			
0	0	miss	Mem[0]			
6	2	miss	Mem[0]		Mem[6]	
8	0	miss	<b>Mem[8]</b>		Mem[6]	





- 2-way set associative
  - Index = (address % 2)


Block	Cache	Hit/miss	Cache content after access			S
address	index		Set 0	(even)	Set 1	(odd)
0	0	miss	Mem[0]			
8	0	miss	Mem[0]	Mem[8]		
0	0	hit	Mem[0]	Mem[8]		
6	0	miss	Mem[0]	Mem[6]		
8	0	miss	Mem[8]	Mem[6]		

- Fully associative
  - Blocks can go anywhere

Block address	Hit/miss	(	Cache conter	it after access
0	miss	Mem[0]		
8	miss	Mem[0]	Mem[8]	
0	hit	Mem[0]	Mem[8]	
6	miss	Mem[0]	Mem[8]	Mem[6]
8	hit	Mem[0]	Mem[8]	Mem[6]

### **Set Associative Cache Design**





# Tag & Index with Set-Associative Caches



- Given a 2<sup>n</sup>-byte cache with 2<sup>m</sup>-byte blocks that is 2<sup>a</sup> set-associative
  - Which bits of the address are the tag or the index?
  - m least significant bits are byte select within the block
- Basic idea
  - The cache contains 2<sup>n</sup>/2<sup>m</sup>=2<sup>n-m</sup> blocks
  - Each cache way contains 2<sup>n-m</sup>/2<sup>a</sup>=2<sup>n-m-a</sup> blocks
  - Cache index: (n-m-a) bits after the byte select
    - Same index used with all cache ways...

31	n-a-1	m-1 0
Cache Tag	Cache Index	Byte Select

#### Observation

- For fixed size, length of tags increases with the associativity
- Associative caches incur more overhead for tags


### Bonus Trick: How to build a 3KB cache?



- It would be difficult to make a DM 3KB cache
  - 3KB is not a power of two
  - Assuming 16-byte blocks, we have 24 blocks to select from
  - (address % 24) is very expensive to calculate
    - Unlike (address % 16) which requires looking at the 4 LS bits
- Solution: start with 4KB 4-way set associative cache
  - Every way can hold 1-KB (8 blocks)
  - Same 3-bit index used to access all 4 cache ways
    - 3 LS bits of address (after eliminating the block offset)
  - Now drop the 4th way of the cache
    - As if that 4th way always reports a miss and never receives data

# N ways x S sets





### **Associative Caches: Pros**



- Increased associativity decreases miss rate
  - Eliminates conflicts
  - But with diminishing returns
- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000

1-way: 10.3%

2-way: 8.6%

4-way: 8.3%

8-way: 8.1%

 Caveat: cache shared by multiple cores may have need higher associativity

# Review: Cache Organization Options 256 bytes, 16 byte block, 16 blocks



Organization	# of sets	# blocks / set	12 bit Address
Direct mapped			tag index blk off
Bireet mapped			
2-way			tag index blk off
set associative			5 3 4
4-way			tag ind blk off
set associative			6 2 4
8-way			tag i blk off
set associative			7 1 4
16-way (fully)			tag blk off
set associative			8 4

### **Associative Caches: Cons**



- Area overhead
  - More storage needed for tags (compared to same sized DM)
  - N comparators
- Latency
  - Critical path = way access + comparator + logic to combine answers
    - Logic to OR hit signals and multiplex the data ouptuts
  - Cannot forward the data to processor immediately
    - Must first wait for selection and multiplexing
    - Direct mapped assumes a hit and recovers later if a miss
- Complexity: dealing with replacement