Kenny Zhang

DeLong

ECE 4435: Computer Architecture and Design

May 1, 2023

Learning Activity 7

At the end of the last learning activity, students successfully completed the design of the Basic RISC CPU (BRC). Therefore, in this final learning activity, students were required to extend the instruction set of the BRC to include the XOR operation. Additionally, students were tasked with generating comprehensive simulation results that verified the complete functionality of the XOR ISA extension.

Because XOR is a logical operation, the first step is to modify the ALU to support XOR instructions. This can simply be done by appending another condition to the alu_logic process. If the XOR_op control signal input equals 1, set the C = A XOR B.

Next, the control signals logic and opcode decoder need to be modified to support the addition of a XOR_op control signal feeding into the ALU. First, some combinational logic is added to the opcode decoder to support decoding the XOR instruction (opcode = 19).

```
-- 19
xor_instr <= (opcode(4)) and (not opcode(3)) and (not opcode(2)) and (opcode(1)) and (opcode(0));
```

This allows the opcode decoder component in the control signals logic to output a signal indicating when a XOR instruction is called. In the control signals logic, the conditions under which XOR_op = 1 are the same as the other ALU control signals.

```
-- ALU operation Control Signals
incr4_op <= t0;
add_op <= t4 and shra_instr or ldr_instr or str_instr or la_instr or lar_instr or add_instr or addinstr) after Delay;
sub_op <= t4 and shra_instr after Delay;
neg_op <= t4 and neg_instr after Delay;
and_op <= t4 and (and_instr or andi_instr) after Delay;
or_op <= t4 and (or_instr or ori_instr) after Delay;
not op <= t4 and (or_instr after Delay;
sor_op <= t4 and xor_instr after Delay;
snr_op <= t6 and shra_instr after Delay;
shra_op <= t6 and shra_instr after Delay;
shra_op <= t6 and shra_instr after Delay;
shc_op <= t6 and shra_instr after Delay;
shc_op <= t6 and shc_instr after Delay;
```

In addition to providing combinational logic for XOR_op, some of the other control signal assignments need to be modified. The following shows the microinstructions for the XOR operation.

Operations (RTL)	Read	Write	Wait	PCout	PCin	MAin	MD _{bus}	MD _{rd}	MD _{out}	IR _{in}	Rin	Rout	BA _{out}	Gra	Grb	Grc	c1 _{out}	c2 _{out}	Cin	Cout	Ain	CONin	Ld_shift	C = B	Decr	GoTo6	End
MA ← PC: C ← PC + 4	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
MD ← M[MA]: PC ← C	1	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
R ← MD	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
A ← R[rb]	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0
C ← A xor R[rc]	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0
R[ra] ← C	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	1
N	A ← PC: C ← PC + 4 ID ← M[MA]: PC ← C R ← MD ← R[rb] ← A xor R[rc]	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	IA - P.C. C - P.C + 4	IA - P.C. C - P.C + 4	MA-PIC-C-PC-4	MA - PIC C - PIC - 4	MA - P.C. C - P.C. + 4	MA-PIC-CE-PIC-4	MA-PIC-CE-PIC-4 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	MA-PIC-CE-PIC-4	MA-PIC-C-PIC-4 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	M E PC C E PC E 4 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0	MA-PIC-CE-PIC-4 0 0 0 1 0 1 0 0 0	McFCCC+PC+4 0 0 0 1 0 1 0 <th< td=""><td>M E PC C E PC + 4</td></th<>	M E PC C E PC + 4								

As indicated in the table above, the following control signals should be active when XOR_inst equals 1: rin, rout, gra, grb, grc, cin, cout, ain, and end. To accomplish this, we can simply append a condition for XOR_inst to the existing logic, since these signals follow a pattern for the other logical operations.

```
rin <= (t7 and (ld_instr or ldr_instr)) or (t5 and (la_instr or lar_instr)) or (t3 and brl_instr) or (t6 and (add_instr or add_instr or sub_instr or neg_instr or and_instr or and_instr or or_instr or or_instr or not_instr or xor_instr)

rout <= (t6 and (st_instr or str_instr)) or (br_instr and t3) or (br_instr and t4 and con) or (brl_instr and t4) or (brl_instr and t3 and con) or (add_instr and (t3 or t4)) or (vo_instr and (t3 or t4)) or (t3 and (add_instr or and_instr)) or (t3 and (sd_instr or str_instr)) or (t5 and (shr_instr or shr_instr)) or (t5 and (shr_instr or shr_instr)) or (t5 and (shr_instr or shr_instr)) or (t6 and (st_instr or str_instr)) or (t6 and (st_instr or str_instr)) or (t7 and (shr_instr or shr_instr)) or (t8 and (shr_instr or or_instr or not_instr or add_instr or str_instr)) or (t7 and (shr_instr or shr_instr)) or (t8 and (shr_instr or or_instr)) or (t8 and (shr_instr or shr_instr)) after Delay;

clout <= (t8 and (ld_instr or str_instr or lar_instr)) or (t8 and (shr_instr or shr_instr)) after Delay;

clout <= (t6 and (ld_instr or str_instr or lar_instr)) or (t8 and (shr_instr or shr_instr)) or (shr_instr or shr_instr)) after Delay;

clout <= t1 or (t8 and (ld_instr or ldr_instr or str_instr or or_instr or not_instr or shr_instr)) or (t7 and (shr_inst
```

The last step is to simply modify the I/O for the larger Datapath and Control Unit schematics to include the addition of the XOR op opcode.


In terms of verification, a different approach was taken in this LA compared to LA 6. To verify the functionality of the XOR operation, the following assembly program was used over multiple test cases.

```
data1:
           .equ 170
                            ; first data (A)
data2:
           .equ 85
                            ; second data (B)
                     ; 0x0000 - start of ROM
     .org
           r1, data1 ; Load first data
     la
           r2, data2 ; Load second data
     la
     xor
           r3, r1, r2 ; xor two data items together
     st
           r3, Result1; store result
           r4, data1 ; Load first data (r4 = A)
     la
           r5, data2 ; Load second data (r5 = B)
                     ; r6 = NOT(B)
           r6, r5
     not
           r7, r4
                     ; r7 = NOT(A)
     not
           r4, r4, r6; r4 = (A AND NOT(B))
     and
     and
           r5, r7, r5 ; r5 = (NOT(A) AND B)
           r4, r4, r5; r4 = (A AND NOT(B)) OR (NOT(A) AND B) = A XOR B
     or
           r4, Result2; store result
     st
     stop
                       ; 0x8004 - location in RAM
      .org 32772
                            ; storage for Result1
Result1:
           .dw
Result2:
           .dw
                            ; storage for Result2
```

Because the XOR operation can be fundamentally constructed using AND, OR, and NOT, this approach uses two different techniques to perform a XOR on constants (A=data1 and B=data2), then checks whether the results of both are equal. First, the program computes A XOR B directly using the appended XOR instruction. A and B are loaded into r1 and r2 and the program simply performs r3 = r1 XOR r2. In digital logic, a XOR gate can be constructed using the following combination of AND, OR, and NOT gates

$$A \oplus B$$

. . . is equivalent to . .



$$A \oplus B = A\overline{B} + \overline{A}B$$


Thus, the second part of the program computes XOR through a sequence of AND, OR, and NOT operations. First, A and B along with their complements are loaded into r4 (A), r5 (B), r6 (NOT(B)) and r7 (NOT(A)). Next, the AND operations are performed and stored back into r4 and r5. Finally, the OR operation is performed, with the result stored in r4. After this, the same procedure is used to modify and execute the resulting binary file on the BRC. Note that because the Java simulator does not support XOR, the binary for this assembly is generated using AND as a placeholder in the first step. Then, the binary is directly modified to perform a XOR instruction on r1 and r2.

The table below describes the three test cases used within the assembly program to verify the functionality of the XOR operation.


Test Number	Inputs (binary)	Inputs (32-bit Hex)	Expected Outputs
1	A = 10101010	A = 0x000000AA	Binary: 11111111
	B = 01010101	B = 0x00000055	32-bit Hex: 0x000000FF
2	A = 11111111	A = 0x000000FF	Binary: 00000000
	B = 11111111	B = 0x000000FF	32-bit Hex:
			0x0000000
3	A = 10100110	A = 0x000000A6	Binary: 10011101
	B = 00111011	B = 0x0000003B	32-bit Hex:
			0x000009D

The following waveforms depict the Modelsim output from running these three test cases. In each waveform, both methods of computing XOR (XOR instruction and {AND, OR, NOT} combination) produce the expected results. Thus, we can conclude that the XOR instruction is properly appended to the BRC Instruction Set.

Test Case 1 (A = 0x0000000AA, B = 0x00000055)



Test Case 2 (A = 0x000000FF, B = 0x000000FF)



Test Case 3 (A = 0x000000A6, B = 0x00000036)

