

CSE3038 – Spring 2021 – Midterm Exam

Q1 (10+12+7) (a,b,c are unrelated)

- Determine the 32-bit IEEE 754 single-precision representation of -0.265625 . Note that $-0.265625 = -(1/4 + 1/64)$. Show your work, and use hexadecimal notation for your final answer.
- Suppose in a MIPS processor \$t0 contains 0xffff fffa and \$t1 contains 0x0000 0007. What will be in the Hi and Lo registers after the instruction “mult \$t0, \$t1” is run? Show your work.
- Give an example of two 8-bit two’s complement integers such that adding them produces a carry out of the leftmost bit but not an overflow.

$$\begin{aligned} 2) \quad N &= -0.265625 = -(1/4 + 1/64) = -(1/2^2 + 1/2^6) \\ &= -0.010001 \\ &\quad \downarrow \quad \quad \downarrow \\ &\quad 2^{-2} \quad \quad 2^{-6} \\ N &= -0.010001 = -1.0001 \times 2^{-2} \\ &= (-1)^1 \times (1 + 0.0001) \times 2^{125-127} \end{aligned}$$

$$125 = (0111101)_2$$

1011 | 1110 | 1000 | 1000 | 0000 | 0000 | 0000 | 0000

b e 8 8 0 0 0 0

$N = 0x6e880000$

b) \$t0 = 0xffff fffa (\$t0 is negative)

→ 1111... 1111 1010

2's Complement
negative

0000...0000 0101
T

$$\overline{0000 \dots 00110} = 6_{10}$$

$$-6 \times 7 = -42$$

$$0000 \dots 0000 \ 0010 \ 1010 = 42$$

1111 - - - 1111 11 01 01 01

$$\frac{1}{111 \dots 111 \ 1101 \ 0110} = -42$$

$$\overbrace{1111}^f \dots \overbrace{1111}^f \quad \overbrace{1111}^f \dots \overbrace{1111}^f \quad \overbrace{1101}^f \quad \overbrace{0110}^6$$

$$H_i = 0x\text{ffff ffff}$$

$L_0 = 0x\text{ffff}\text{ff}\text{d6}$

c) If the result can not be represented by hardware
 (ex: POS+POS, NEG+NEG+POS-NEG bits - overflow
 and NEG-POS)

No overflow → POS+NEG

$$\begin{array}{r} 0000\ 1001 \quad +9 \\ + 1111\ 0111 \quad -9 \\ \hline 0000\ 0000 \\ \leftarrow \end{array}$$

$$\begin{array}{r} 1111\ 0111 \quad -9 \\ 0001\ 0000 \quad 16 \\ \hline 0000\ 0111 \\ \leftarrow \end{array}$$


No overflow
 but carry out
 of the
 leftmost
 bit

Q2 (15+6) (a and b are unrelated)

a) Assume that i is in register \$t1, n is in \$t2, sum is in \$t0 and base address of array arr is in \$s0. Convert the following code into MIPS Code.

```
sum=0;
for (i=1; i<=n; i++) {
    if (arr[i-1] <= arr[i+1]) sum++;
}
```

b) Assuming that \$a0 contains an Alphabetic character (uppercase or lowercase), write a single MIPS instruction that will make the character stored in \$a0 always lower case. Note that the ASCII code of character 'A' is 0x41 while that of character 'a' is 0x61.
 (Hint: one of the following instruction will help: and, or, andi, ori)



Answer: Ori \$a0, \$a0, 0x20

(If uppercase → lowercase; if lowercase → lowercase)

a)	i	n	sum	base addr of "arr"
	↓	↓	↓	↓
	\$t1	\$t2	\$t0	\$s0

```

add $t0, $zero, $zero      # sum = 0
addi $t1, $zero, 1         # i = 1
loop: slt $t3, $t2, $t1     # if i > n exit.
    bne $t3, $zero, exit    #
    sll $t4, $t1, 2         # 4 * i
    add $t4, $t4, $s0        # & arr[i]
    lw $s1, -4($t4)         # $s1 = arr[i-1]
    lw $s2, 4($t4)          # $s2 = arr[i+1]
    slt $s3, $s2, $s1        # if arr[i+1] > arr[i-1]
    bne $s3, $zero, pass-inc
    addi $t0, $t0, 1
pass-inc: addi $t1, $t1, 1
        j loop
exit:

```

Q3 (10).

You will enhance a machine. There are two improvements: either make multiply instructions run 4 times faster than before; or make memory access instructions run 2 times faster than before.

The running time of a given program is 200msec, where 20% is used for multiplication, 40% for memory access instructions, and 40% for other tasks.

What will be the speedup if both improvements are made?

$$\begin{aligned}
 T^{\text{old}} &= 200 \text{ msec} & T_{\text{mult}}^{\text{old}} &= 200 \times 0.2 = 40 \text{ msec} & T_{\text{mem}}^{\text{old}} &= 200 \times 0.4 = 80 \text{ msec} \\
 & & T_{\text{others}}^{\text{old}} &= 80 \text{ msec.} \\
 T_{\text{mult}}^{\text{new}} &= 40 / 4 = 10 \text{ msec} & T_{\text{mem}}^{\text{new}} &= 80 / 2 = 40 \text{ msec} \\
 & & T_{\text{others}}^{\text{new}} &= 80 \text{ msec.} \\
 T^{\text{new}} &= 10 + 40 + 80 = 130 \text{ msec.} & \text{Speedup} &= \frac{T^{\text{old}}}{T^{\text{new}}} = \frac{200}{130}
 \end{aligned}$$

Q4 (25). Assume that array A is a square matrix of $M \times M$ integers (M rows by M columns), where the starting address of A is stored in register $\$s0$, and M is stored in register $\$t0$. Write a MIPS code to compute **the sum of all integers at even-numbered rows** (all integers at row 0, row 2, row 4...etc are added). (the **sum** should be in $\$s1$).


$M \rightarrow \$t0$ starting addr. $A \rightarrow \$s0$

$M \times M$ matrix with indexes $[i][j]$

```

sll $t1, $t0, 2                #  $t1 = M \times 4$ 
add $s1, $zero, $zero          # sum = 0
add $t2, $zero, $zero          #  $i = 0$ 
L1: add $t3, $zero, $zero       #  $j = 0$  (for each row)
L2: lw $s2, 0($s0)              #  $\$s2 = A[i][j]$ 
add $s1, $s1, $s2               #  $sum = sum + \$s2$ 
addi $t3, $t3, 1               #  $j++$ 
addi $s0, $s0, 4                #  $\$s0 = \&A[j][j] + 4$ 
slt $t4, $t3, $t0               #  $j < M$ ?  $\$t4 = 1$  :
                                #  $\$t4 = 0$ 
                                # if  $j < M$  continue current row
bne $t4, $zero, L2              # Next even row
add $s0, $s0, $t1               #  $\$s0 = \$s0 + M \times 4$ 
addi $t2, $t2, 2                #  $i = i + 2$  (even row count)
slt $t4, $t2, $t0               #  $i < M$ ?
                                #  $\$t4 = 1$  :
                                #  $\$t4 = 0$ 
                                # if  $i < M$  continue
bne $t4, $zero, L1

```



Q5 (15). An instruction set architecture has two classes of instructions, type A and type B. There are two processors implementing the architecture, M1 (2.4Ghz) and M2 (3.2Ghz). The number of clock-cycles for the two instruction types on each processor is given as below:

	M1	M2
Type A	1 cycle	3 cycle
Type B	2 cycle	1 cycle

We have a benchmark program which consists of both A and B type of instructions and “F” is equal to the fraction of instructions of type B used by the benchmark . The manufacturer of M2 reports their processor 4/3 times faster based on the given benchmark program. F=?

$$CPI_{M1} = 1 \times (1-F) + 2 \times F = 1 + F$$

$$CPI_{M2} = 3 \times (1-F) + 1 \times F = 3 - 2F$$

$$\frac{\text{Performance}_{M2}}{\text{Performance}_{M1}} = \frac{\text{Exec. Time}_{M1}}{\text{Exec. Time}_{M2}} = \frac{\frac{1+F}{2.4}}{\frac{3-2F}{3.2}} = \frac{4}{3}$$

$$\frac{1+F}{3-2F} \times \frac{3.2}{2.4} = \frac{4}{3}$$

$$1+F = 3-2F$$

$$3F = 2$$

$$F = 2/3$$