

Cout = ab+ a cin + b cin Sum= ab Cin + ab Cin + about about Sum = a xor b xor C Slide6 One bit ALU that perform Slide 7 AND, OR, addition. a - b = a + (-b)To genate > 2's complement a-5= a+(-6)= a+(5+1) invert 1 LSB has a carryin signal (even though it is not necessary for addition)

If we set Carryin to 1

addr will calculate at 6+1 (f biner selected => a+5+1 (a-b) Slide 8 Add NOR in hadwar (a+b) = a b (a should be added) Slide 9 slt \$sl, \$52,\$s3 a < b ⇒ (a-b) < b-5 (a-6) <

Connect sign bit from the adder output to the least significant bit to get SLT. Result output of MSB ALL is not the output of adder 1) "it is input value "less" 1-bit AUL MSB -> an extra output bit
(adder output) Observation Everytme we wont to All to -> Cin & Binert Set to L. add (ord (or -) both \$ Combine Cin & Binert -> Bregate to a single line

