


Reading

MOSFET



Adel S. Sedra and Kenneth C. Smith, Microelectronic Circuits 7th Edition, *Oxford University Press*, 2014.

- Chapter 5.1,5.3



Recap



\Rightarrow




\Rightarrow



α

$$I_C = \left(\frac{\beta}{\beta + 1} \right) I_E$$

Resistor





$$R = \frac{\rho \cdot L}{A}$$

$$R = \frac{\rho \cdot L}{w \cdot t} = \left(\frac{\rho}{t} \right) \cdot \frac{L}{w}$$




$$\textcircled{I} \quad R = V \Rightarrow I_{os} = \frac{V}{R} = \frac{V_{ps}}{\left(\frac{\rho \cdot L}{w} \right)}$$

Capacitor





n-Channel MOSFET Structure


nmos
pmos



nmos




Zero Gate Voltage



$$I_{DS} = 0$$

$$I_G = 0$$



Channel Formation




$$n^+ > e^- \quad p$$

$$V_T$$


$$V_{gs} = V_T$$



Applying a Small V_{DS}



nMOS



$$i_D = \underline{I_{DS}} = \left[\left(\mu_n C_{ox} \cdot \frac{W}{L} \right) (V_{GS} - V_T) \right] V_{DS}$$

$$I_{DS} = \frac{\phi \cdot V_{DS}}{R}$$

$$i_D = \left[\mu_n C_{ox} \left(\frac{W}{L} \right) (v_{GS} - V_T) \right] v_{DS}$$

$$\mu_n C_{ox} = k'$$

$$\mu_n C_{ox} \frac{W}{L} = k$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$C_{ox} = \frac{\epsilon_{ox}}{d}$$


$$i_D = k' \frac{W}{L} (V_{GS} - V_T) V_{DS} = i_D = k (V_{GS} - V_T) V_{DS}$$

V_{DS} Increased

$$+ \underbrace{(V_{gd} - V_T)} = (V_{gs} - V_T) - V_{ds} \quad \longleftrightarrow \quad V_{gs} - V_T > V_{ds}$$

$$V_{gd} = V_{gs} - V_{ds}$$

$$V_{gd} - V_T = \underline{V_{gs}} - \underline{V_{ds}} - \underline{V_T}$$




$$\underbrace{V_{gd}} = \underbrace{V_{gs}} - \underbrace{V_{ds}}$$

$$= V_g - V_s - (V_d - V_s)$$


$$= \underline{V_g} - \cancel{V_s} + \cancel{V_s} - \underline{V_d}$$

$$= V_{gd}$$




$$I_{DS} = \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_T) V_{ds}$$

Channel Pinch-Off



$$V_{DS} \nearrow \quad V_{GD} \searrow$$

$$V_{GD} - V_T < 0$$



$$i_D = \frac{1}{2} k_n' \left(\frac{W}{L} \right) (v_{GS} - V_T)^2 = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 = I_{DS}$$

$$\boxed{V_{GS} - V_T < V_{DS}} \Rightarrow$$

Example

$$V_{OV} > 0$$

Consider a process technology for which $L_{\min} = 0.4 \mu\text{m}$, $t_{ox} = 8 \text{ nm}$, $\mu_n = 450 \text{ cm}^2/\text{V} \cdot \text{s}$, and $V_t = 0.7 \text{ V}$.

(a) Find C_{ox} and k'_n .

(b) For a MOSFET with $W/L = 8 \mu\text{m}/0.8 \mu\text{m}$, calculate the values of V_{OV} , V_{GS} , and $V_{DS\min}$ needed to operate the transistor in the saturation region with a dc current $I_D = 100 \mu\text{A}$.

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.45 \times 10^{-11}}{8 \times 10^{-9}} \approx 4.3 \text{ fF}/\mu\text{m}^2$$

$$k'_n = \mu_n C_{ox} = 450 \text{ cm}^2/\text{V} \cdot \text{s} \cdot 4.3 \text{ fF}/\mu\text{m}^2$$

$$= 194 \mu\text{A}/\text{V}^2$$

$$I_D = \frac{1}{2} k'_n \frac{W}{L} (V_{GS} - V_T)^2$$

$$100 = \frac{1}{2} 194 \cdot 10 \cdot V_{OV}^2$$

$$V_{OV} = \underline{\underline{+0.32 \text{ V}}}$$

$$\underline{V_{GS} - V_T = 0.32} = V_{GS} - 0.7 \Rightarrow \underline{V_{GS} = 1.02 \text{ V}}$$

$$\underline{V_{GS} - V_T} < V_{DS}$$

$$V_{OV}$$

$$C_{ox} = 4.32 \text{ fF}/\mu\text{m}^2$$



$$k'_n = 194 \mu\text{A}/\text{V}^2$$

$$V_{OV} = 0.32 \text{ V}$$




$$V_{GS} = V_t + V_{OV} = 1.02 \text{ V}$$

$$V_{DS\min} = V_{OV} = \underline{\underline{0.32 \text{ V}}}$$


p-Channel MOSFET



Example



Design the circuit of Fig. 5.21: that is, determine the values of R_D and R_S so that the transistor operates at $I_D = 0.4 \text{ mA}$ and $V_D = +0.5 \text{ V}$. The NMOS transistor has $V_t = 0.7 \text{ V}$, $\mu_n C_{ox} = 100 \mu\text{A/V}^2$, $L = 1 \mu\text{m}$, and $W = 32 \mu\text{m}$. Neglect the channel-length modulation effect (i.e., assume that $\lambda = 0$).



$$V_t = 0.7 \quad k'_n = 100 \mu\text{A/V}^2 \quad \frac{W}{L} = 32$$

Figure 5.21 Circuit for Example 5.3.

$$V_{GB} - V_T = V_G - V_D - V_T = 0 - 0.5 - 0.7 \leq 0$$

$$0.4 \text{ mA} = I_D = \frac{1}{2} \cdot 100 \cdot 32 \cdot V_{ov}^2 \Rightarrow V_{ov} = 0.5 \text{ V} = V_{GS} - V_T$$

$V_{GS} = 1.2 \text{ V}$

$$i_D = \left[(\mu_n C_{ox}) \left(\frac{W}{L} \right) (v_{GS} - V_t) \right] v_{DS}$$

linear mode

$$V_{GS} - V_T > V_{DS}$$

$$V_{GB} - V_T > 0$$

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (v_{GS} - V_t)^2$$

saturation

$$V_{GS} - V_T < V_{DS}$$

$$V_{GB} - V_T < 0$$

Cut off


$$V_{GS} - V_T < 0$$

$$V_{ov} < 0$$

$$V_{GS} = V_t + V_{ov} = 0.7 + 0.5 = 1.2 \text{ V}$$

Example

Analyze the circuit shown in Fig. 5.24(a) to determine the voltages at all nodes and the currents through all branches. Let $V_{in} = 1 \text{ V}$ and $k'_n(W/L) = 1 \text{ mA/V}^2$. Neglect the channel-length modulation effect (i.e., assume $\lambda = 0$).





$$I_D = 0.5 \text{ mA}$$

$$V_S = 0.5 \times 6 = +3 \text{ V}$$

$$V_{GS} = 5 - 3 = 2 \text{ V}$$



$$V_D = 10 - 6 \times 0.5 = +7 \text{ V}$$

Template



$$I_{DS} = \frac{1}{R} \cdot V_{DS} = \left(k' \frac{W}{L} (V_{GS} - V_T) \right) \cdot V_{DS}$$

$$V_{GS} \geq V_T \Rightarrow V_{GS} - V_T > 0$$



→ saturation

$$I_{DS} = \frac{1}{2} k' \frac{W}{L} (V_{GS} - V_T)^2$$