

Chapter 2 - Instructions

(Slide 7)

Accumulator Arch


add A \rightarrow $acc \leftarrow acc + \text{Memory}[A]$
load A $acc \leftarrow \text{Memory}[A]$

Stack Arch

Operands are pushed on the stack from memory or popped off the stack into memory.

Operations take their operands from the stack and then place the results back onto the stack.

push A




$Top \leftarrow Top + 4$

$\text{Stack}[Top] \leftarrow \text{Memory}[A]$

(To get proper byte addr we adjust stack by 4)


pop A



$\text{Memory}[A] \leftarrow \text{stack}[Top]$

$Top \leftarrow Top - 4$

add



$\text{Stack}[Top-4] = \text{stack}[Top] + \text{stack}[Top-4]$

$Top = Top - 4$

(Blue arrow Top of the stack before operation)

(red arrow Top of the stack after operation)

General Purpose Register Architectures

a) Register-Memory (one operand in Memory)

add Ra, C $\text{Reg}[Ra] \leftarrow \text{Reg}[Ra] + \text{Memory}[C]$

b) Load-store (register-register) (operands in registers)

add Ra, Rb, Rc $\text{Reg}[Ra] \leftarrow \text{Reg}[Rb] + \text{Reg}[Rc]$

RISC & CISC Architectures

RISC (Reduced Instruction Set Computers)

CISC (Complex Instruction Set Computer)

CISC

Minimize # of instructions per program by sacrificing # of cycles per instruction.

(larger programs need more storage thus increasing memory cost.)

(embedding operations in a single instr \rightarrow make instructions more complex)

RISC

RISC does the opposite.

It attempts to reduce the cycles per instruction at the cost of # of instructions per program.

$$\text{Exec Time} = IC \times CPI \times CCT$$

RISC

- * Single cycle exec.
- * Hardwired Control
- * Load/store Arch.
- * Few Memory addressing Modes
- * Fixed-length instr format

CISC

- * Many multi-cycle ops
- * Microcoded multi-cycle ops.
- * Reg-Mem & Mem-Mem
- * Many Modes
- * Many formats & lengths

Hardwired Control = expressed as a finite state machine
(state diagrams & transitions between states)
Good if # of states is small

Microcoded / microprogramed Control - expressed as a
"micro" program
(micro instructions to derive signals needed to execute instructions in the ISA)

ISA Takeaways

CISC → complex; small # instr necessary to fit the program into memory but greatly increase complexity of ISA as well.