
CSE 3038 – Computer Organization - QUIZ 3 – Spring 2022

Name: Signature:

Question 1 (40 PTS)- Consider the following single cycle datapath model, answer the following questions:



<u>Given that:</u> registers a0 = -128 and s0 = 130; and the instruction at the input (the instruction read from instruction memory) is **add** t0, s0, a0; and the instruction is in memory address 0x00404400,

What are the values for wires/buses given in the following table? (one answer was already given) Give all your answers in an *appropriately-sized hexadecimal*.

A	В	С	D		E	G		
0x10	0x04	0×08	000×0	0002	0x402	0	0 × 0000 × 0	8
						1		
Н	J	L		N				
			\		_	->		
			7		0	×0	040540	4
FFFF	-80/	(\times 0 $<$	402	1400			1

0x 0000 0002


add \$40, \$50, \$90 Answer: J J A B \$ to reg -> # 8 Sa0 reg -> #4 $B \rightarrow 0 \times 04$ $C \rightarrow OX \circ \delta$ G→ 0× 00000082 00000 --- 00 6000 0000 1994 - - 11 0111 - - 1 1111--- 11 1000 0000 => -128 H > FFFF FF80 -128+130=2 D-) 0x 00000002 Jard D are some. Consider I [15:0] 1 01000 00000 100000 rd short from code 0x4020 7 E

Question 2 (25 PTS)

Assume that we extend our single-cycle MIPS implementation so that it handles the "ir (jump to register)" instruction, where "ir" has R-type instruction format.

The values of fields of the instruction format for the above instruction is the following:

Explain the required changes in the complete single-cycle datapath clearly and write down any changes (additional wires, muxes and control and selector signals etc.) if necessary. In case of no change in the datapath, then express it accordingly.



Answer

1) Draw a line from "ReadDate 1" output of Register File to Surp Mux
2) Mux controlled by Jump wer'll be a 3 input mx
Therefor a new control signal "Ilastil" is
required.


Question 3 (35 PTS)

Assume that a new R-type MIPS instruction "new1" is considered as follows:

```
new1 rd, rs, rt // if (R[rs] == 0) R[rd] \leftarrow R[rt]
new1 $s1, $s2, $s3 // If ($s2 == 0) then $s1 \leftarrow $s3
                   // If ($s2 == 0) then copy the value from $s3 to $s1)
```

Explain the required changes in the complete single-cycle datapath clearly and write down any changes (additional wires, muxes and control and selector signals etc.) if necessary. In case of no change in the datapath, then express it accordingly.

(Do not draw; explain in sentences!!)



- Expord AWSrc mx (Hurl be 3-ingut mux)
- ADD 200 as the new input to Alusra mux
-) newl central signal connected to Alusia mux
-) A new adder (Conect For & new 1 signal)
) Correct output of new adder to Mentiley mix as the new control synl
 (mentaley will be 3-input mx)

 Correct "read data 2" for register file to Mentiley mix (3 input)