Pipeling = an implementation technique in which multiple instr. or ourlapped in execution. 4. tacks Waster/Dyer/folder/storer 30 minutes Sequentral Landy = (0.5 x 4) x 4 = 8 hours Speedup = $\frac{(4 \times 0.5) \times N}{(4 \times 0.5) + (n-1) \times 0.5}$ 2+ Cn-1) x0.5 (n-1)x0.5

pipeling increase mot. throughput the des not decrease execution thre of industral

pipeline stage times are limited
by the Slowest resource

Of the Computer.

C1 C2 C3 C4 C5 C6 C7

Till 10 Ex Men up

Tr 10 Ex Men up

Structural Hazard = When a planned instruction Car not execute in the proper cycle because hardware does not support the Combination of instructions that are set to execute.

* Suppose we have single memory insted of two memories (Instr Memory & Data Memory)

	~								
	C	C_2	C_3	$C_{\mathcal{G}}$	C	CG	$C_{\mathcal{F}}$	CX	
					_		•		
Instr 1	IF	ID	Έ×	WEW	wß				
hadr 2		IF	ID.	Ex	MEN	wß			
luste 3			ΙŦ	ID	EX	WEN	wß		
Justich				ι Γ	ιD	EX	WEN	wß	

In Cy > Instr_ access data from menoy &
lostry fetch instr from menoy

=> STRUCTURAL HAZARD

Separate memories => NO STRUCTURAL HAZARD

Data Hazard = When a planned instr. cannot execute in the proper clock cycle because data that is needed to execute the instruction is not yet available.

Pipeline Stall / Babble = for resolving a horsed

Co Co Co Co Co Co Co

add \$50,\$10,\$11 IF ID EX. MEN WB

Sub \$12,\$50,\$13 IF ID EX MEN WB

If Shading = elements that is used by the instr.

Shading on right half of register file/memory

Shaday on left half of register file/many

CASE | C1 C2 C3 C4 C5 C6 C7 C8 C9 add \$50, \$40, \$41 | IF ID EX MEM WB | Sub \$42, \$50, \$43 | IF ID S S S ID EX MEN WB

We waste 3 Goles

of cc = 9

CASEQ

Assumption = Write register file in first half of CC. I read register file in second half of CC.

add \$50, \$40, \$41 | IF | ID | EX MEM WB | Sub \$42, \$50, \$43 | IF | S | S | ID | EX MEN WB |

we waste 2 cycles #of cc = 8

No need to wait for instr. to complete before trying to resolve the data hazard. (torwording / Bypassing = Pertineve missing of data element from internal buffers rather than wait for them. Co C2 C3 Co C5 C6 add \$50,\$40,\$41 IF ID EX MEM WB Sub \$42,\$50,\$43 IF ID EX MEM WB ## of Clock gales = 6 Load-Use Data Hazard	CASE 3
tomoding Bypassing = Restricte missing data element from internal suffers rother than weit for them. Grad \$50,\$40,\$41 IF ID EX MEM WB Sub \$42,\$50,\$43 IF ID EX MEM WB # of Clock gales = 6 Load Use Data Hazed Load Use Data Hazed Sub \$42,\$50,\$43 IF ID EX MEM WB	
tomoding Bypassing = Restricte missing data element from internal suffes rother than west for them. Grad \$50,46,411 IF ID EX MEM WB Sub \$12,\$50,\$13 IF ID EX MEM WB # of Clock gales = 6 Load Use Data Hazed Load Use Data Hazed Sub \$12,\$50,\$13 IF ID EX MEM WB	before trying to resolve the data hazard.
add \$50, \$40, \$41 IF ID EX MEM WB Sub \$42, \$50, \$43 IF ID EX MEM WB # of Clock goles = 6 Load-Use Data Hazed In \$50, 20 (\$41) IF ID EX MEM WB Sub \$42, \$50, \$43 IF ID EX MEM WB Sub \$42, \$50, \$43 IF ID EX MEM WB Sub \$42, \$50, \$43 IF ID EX MEM WB	
C1 C2 C3 C4 C5 C6 Cadd \$50,\$40,\$41 IF ID EX MEM WB Sub \$42,\$50,\$43 IF ID EX MEM WB # of Clock goles = 6 Load-Use Data Hazerd IN \$50, 20 (\$41) IF ID EX MEM WB Sub \$42,\$50,\$43 IF ID EX MEM WB	(Forwarding / Bypassing = Petrière missing
C1 C2 C3 C4 C5 C6 Cadd \$50,\$40,\$41 IF ID EX MEM WB Sub \$42,\$50,\$43 IF ID EX MEM WB # of Clock goles = 6 Load-Use Data Hazerd IN \$50, 20 (\$41) IF ID EX MEM WB Sub \$42,\$50,\$43 IF ID EX MEM WB	data element from internal buffes rather
add \$50, \$40, \$41 IF ID \ \(\)	1 1 1 0 0 Wait 40 1 Wh
Load-Use Data Hozerd [w \$50, 20 (\$ti) IF ID EX MEN WB Sub \$t+2, \$50, \$t+3 IF ID EX MEN WB NEN WEN WB	C1 C2 C3 C1 C5 C6
Load-Use Data Hozerd [w \$50, 20 (\$ti) IF ID EX MEN WB Sub \$t+2, \$50, \$t+3 IF ID EX MEN WB NEN WEN WB	add \$50, \$40, \$41 IF ID EX MEM WB
Load-Use Data Hozerd [w \$50, 20 (\$ti) IF ID EX MEN WB Sub \$t+2, \$50, \$t+3 IF ID EX MEN WB NEN WEN WB	(Sub \$+2, \$50, \$+3 IF 10 = EX MEN WB
Load-Use Data Hazerd [w \$50, 20 (\$t!) IF ID EX MEN WS Sw \$t2, \$50, \$13 IF ID EX MEN WS	#of Clock goles = 6
[w \$50, 20 (\$t) IF ID EX MEN WB SUB \$12, \$50, \$13 IF ID EX MEN WB WBN WBN WBN WBN WBN WBN WBN WBN WBN	
[w \$50, 20 (\$t) IF ID EX MEN WB SUB \$12, \$50, \$13 IF ID EX MEN WB WBN WBN WBN WBN WBN WBN WBN WBN WBN	Load-Use Data Horred
(234	1, 2 3 4 1.
(234	[w (\$50), 20 (\$+1) [F] 10 [EX] MEM WB]
(234	Sub \$12, \$50, \$13 LE LID (EX) MEN WB
[w \$50) 20 (\$41) IF ID EX MEM WB	
[w \$50, 20 (\$41) IF ID EX MEM WB sub \$12, \$50, \$13 IF ID (\$) EX MEM WB	(234
SUS \$12 (\$50) \$13 IF ID (\$) EX MEM WB	[w \$50) 20 (\$+1) IF ID FX MEM WB

	CI	•		\ I	C5-	_	$C_{\mathcal{J}}$
lw (\$50), 20 (\$+1)	lF	D	Ex	MĐU	wß		
ade \$ ts, \$t6, \$t7		IF	ſŊ	£χ	MEM	ug	
Sub \$ 62, \$59, \$43			(F	10	EX	WIN	uß

Control Hazards = When the proper instr. cannot execute in the proper pipeline clock cycle because the instruction that was fetched is not the one that is needed

Solution 1: Wait until branch outcome determined before fetching the next instruction.

Solution 2. Predict that brack will not be taken

Solution 3. Predict that brach will be taken XXX Study the excepter given in the textbook.