



Register

①



- N-bit register: Stores N bits, N is the width
- Common widths: 8, 16, 32
- Storing data into register: Loading
- Opposite of storing: Reading



- * Basic register loads on every clock cycle
- How extend to only load on certain cycles?

- Register with Parallel Load -

- Add 2x1 mux to front of each flip-flop
- = Register's load input selects mux input to pass
- load = 0: existing flip flop value; load = 1: new input value



block symbol

Shift Register → (Division)

- Shift right
 - move each bit one position right
 - rightmost bits dropped
 - assume 0 shifted into leftmost bit

Q1 Do four right shifts on 1001 showing value after each shift

A: 1001 (original)


0100

0010



0001

0000


- Implementation: Connect flip-flop output to next flip-flop's input




- To allow register to either shift or retain, use 2x1 muxes
- shr: "0" means retain, "1" shift
- shr.in: value to shift in
- May be 0 or 1



- Rotate right: Like shift right, but leftmost bit comes from rightmost bit.




instead of shr.in use Q₀ last bit.



Multifunction Registers


- * from number of operation we will understand how many bits stored for select bit!




Functions:

s1	s0	Operation
0	0	Maintain present value
0	1	Parallel load
1	0	Shift right
1	1	(Unused - let's load Qs)

it should be always here?





Multifunction Registers with Separate Control Inputs

* To apply these priorities we need combinational circuitry

Truth table for combinational circuit;


Inputs			Outputs		Operation
ld	shr	shl	s1	s0	
0	0	0	0	0	Maintain value
0	0	1	1	1	Shift left
0	1	0	1	0	Shift right
0	1	1	1	0	Shift right
1	0	0	0	1	Parallel load
1	0	1	0	1	Parallel load
1	1	0	0	1	Parallel load
1	1	1	0	1	Parallel load

$$s1 = ld' * shr' * shl + ld' * shr * shl' + ld' * shr * shl$$

$$s0 = ld' * shr' * shl + ld$$

ld	shr	shl	Operation
0	0	0	Maintain present value
0	0	1	Shift left
0	1	0	Shift right
0	1	1	Shift right - shr has priority over shl
1	0	0	Parallel load
1	0	1	Parallel load - ld has priority
1	1	0	Parallel load - ld has priority
1	1	1	Parallel load - ld has priority

s1	s0	Operation
0	0	Maintain present value
0	1	Parallel load
1	0	Shift right
1	1	Shift left



Register Design Example -

(4)

- Register Design Example -

- Desired register operations
 - load, shift left, synchronous clear, synchronous set
 - want unique control input for each operation

Step 1: Determine mux size:


5 operations: above, plus maintain preserve value
(don't forget this one!)

→ Use 8x1 mux

Step 2: Create mux operation table

s2	s1	s0	Operation
0	0	0	Maintain present value
0	0	1	Parallel load
0	1	0	Shift left
0	1	1	Synchronous clear
1	0	0	Synchronous set
1	0	1	Maintain present value
1	1	0	Maintain present value
1	1	1	Maintain present value

Step 3: Connect mux inputs



Step 4: Map control lines

Inputs				Outputs			Operation
clr	set	ld	shl	s2	s1	s0	
0	0	0	0	0	0	0	Maintain present value
0	0	0	1	0	1	0	Shift left
0	0	1	X	0	0	1	Parallel load
0	1	X	X	1	0	0	Set to all 1s
1	X	X	X	0	1	1	Clear to all 0s

$$s2 = \text{clr}' * \text{set}$$

$$s1 = \text{clr}' * \text{set}' * \text{ld}' * \text{shl} + \text{clr}$$

$$s0 = \text{clr}' * \text{set}' * \text{ld} + \text{clr}$$


Adders

- Adds two N-bit binary numbers
- 2 bit adder: adds two 2-bit numbers outputs 3-bit result.
 $01 + 11 = 100$ ($1 + 3 = 4$)

⇒ Alternative adder design: mimic how people do addition by hand.

$$\begin{array}{r} 110 \\ A: 1111 \\ B: 0110 \\ \hline \end{array}$$

→ Create component for each column



Half adder:

Step 1: Capture the function


Inputs		Outputs	
a	b	co	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Step 2A: Create equation


$$Co = ab$$

$$S = a'b + ab' \text{ (same as } S = a \oplus b)$$

Step 2B: Implement as circuit



→



Full Adder

- Full adder: adds 3 bits generates sum and carry.

Step 1: Capture the function

Inputs			Outputs	
a	b	c _i	c _o	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Step 2A: Create equations:

$$c_o = a'b'c + ab'c' + abc' + abc$$

$$c_o = a'b'c + ab'c' + abc' + abc + abc' + abc$$

$$c_o = bc(a' + a) + ac(b' + b) + abc' + abc$$

$$c_o = bc + ac + ab$$


$$S = a'b'c + a'b'c' + ab'c' + abc$$

$$S = a'(b'c + bc') + a(b'c' + bc)$$

$$S = a'(b \oplus c)' + a(b \oplus c)$$

$$S = a \oplus b \oplus c$$


Step 2B: Implement as circuit





Carry Ripple Adder

→ Using half adder and full adders, we can build adder that adds like we would by hand, called a carry-ripple adder.

- 4 bit adder shown; Adds two 4-bit numbers, generates 5-bit output.




Cascading Adders



Incrementer

- Adds 1 to input A



Comparators

- N-bit equality comparator. Outputs 1 if two N-bit numbers are equal

- 4-bit equality comparator with inputs A and B



- a3 must equal b3, a2=b2, a1=b1, a0=b0

- Two bits are equal if both 1, or both 0

$$eq = (a_3b_3 + a_3'b_3') * (a_2b_2 + a_2'b_2') * (a_1b_1 + a_1'b_1') * (a_0b_0 + a_0'b_0')$$

- Note that function inside parenthesis is XNOR

$$eq = (a_3 \text{ XNOR } b_3) * (a_2 \text{ XNOR } b_2) * (a_1 \text{ XNOR } b_1) * (a_0 \text{ XNOR } b_0)$$



Magnitude Comparator

(2)

* N-bit magnitude comparator



Take N-bit inputs A and B, outputs whether $A > B$, $A = B$ or $A < B$

A = 1011 B = 1001

1011 1001 Equal

1011 1001 Equal

1001 1001 Not Equal




Each stage:

$$out-gt = in-gt + (in-eq * a * b)$$

$$out-lt = in-lt + (in-eq * a' * b)$$

$$out-eq = in-eq * (a \text{ XNOR } b)$$


Minimum of two Numbers




Subtractors and Signed Numbers

- Can build subtractor as the built carry ripple adder

$$\begin{array}{r} 0110 \\ - 1101 \\ \hline 0011 \end{array}$$




or Using 1's complement



Adder/Subtractor

- Adder/subtractor: control input determines whether add or subtract
- Can use 2x2 mux - sub input passes either B or inverted B




- Arithmetic Logic Unit -


- ALU: Component that can perform various arithmetic (add, subtract, increment etc.) and logic (AND, OR etc.) operations based on control inputs

Inputs x y z	Operations	Sample Outputs if A = 00001111 B = 00000101
0 0 0	$S = A + B$	0010100
0 0 1	$S = A - B$	00001010
0 1 0	$S = A + 1$	00010000
0 1 1	$S = A$	00001111
1 0 0	$S = A \text{ AND } B$	00000101
1 0 1	$S = A \text{ OR } B$	00001111
1 1 0	$S = A \text{ XOR } B$	00001010
1 1 1	$S = \text{NOT } A$	11110000

Without using ALU





ALU




- $x_{13} = 000$ Want $S = A \oplus B$ Just pass a to i_a , b to i_b , and set $cin = 0$
- $x_{13} = 001$ Want $S = A + B$ Pass a to i_a , b to i_b , and set $cin = 1$
- $x_{13} = 010$ Want $S = A \wedge B$ Pass a to i_a , set $i_b = 0$, and set $cin = 1$
- $x_{13} = 011$ Want $S = A$ Pass a to i_a , set $i_b = 0$ and set $cin = 0$
- $x_{13} = 100$ Want $S = A \vee B$ set $i_a = a \vee b$, $b = 0$, and $cin = 0$
- Others likewise
- Based on above create logic for $i_a(x_{13}, a, b)$ and $i_b(x_{13}, a, b)$ for each ab_{13} and create logic for $cin(x_{13}, a, b)$

Shifters




→ Shifter with left shift or no shift



→ shifter with left shift, right shift and no shift.

Barrel Shifters

- A shifter that can shift by any amount
- 4bit barrel left shift can shift left by 0, 1, 2, 3 positions.
- More elegant design
- Chain three shifters: 4, 2, and 1



Counters and Timers



(11)

• N-bit up counter: N-bit register that can increment to its own value on each clock cycle

- 0000, 0001, 0010, 0011, ..., 1110, 1111, 0000.

• Internal Design

- Register, incrementer, and N-input AND gate to detect terminal input.




UP/Down Counter

• Can count either up or down

- Includes both incrementer and decrementer

- Use dir input to select, via 2x1 mux; dir=0 means up



What if we count

0 to 10


1010

Can we detect with gates?




but we cannot change original to value create own tc value or correct it to C!

Counter with Load





Register Files

$M \times N$ register file: Efficient design for one at a time write/read of many registers
 - Consider 16 32-bit registers



Counter with Parallel Load

- Useful to create pulses at specific multiples of clock.
- Ex: Pulse every 9 clock cycles.
 - Use 4 bit down counter with parallel load
 - Set parallel load test to 2
 - Use terminal count to reload
 - When count reaches 0, next cycle loads 8.
 - Why load 8 and not 9? Because 0 is included in count sequence.
 - 8, 7, 6, 5, 4, 3, 2, 1, 0 = 9 counts



4x32 reg-file

Ex/ Final question how did it

5 → 213

even → number/2

you can not use shift and division


6 → 3

odd → (number/2)



HLSM, datapath, FSM

$$\begin{array}{r} N \\ 6 \\ 5 \\ 4 \\ 3 \end{array} \begin{array}{r} i \\ 0 \\ 1 \\ 2 \\ \end{array}$$

$$3 = 3 \Rightarrow \checkmark$$





HLSM



$$\begin{array}{cc} S & 0 \\ 4 & 1 \\ 3 & 2 \\ \textcircled{2} & \textcircled{3} \end{array}$$

FSM




Study Questions

(2)


1. Implement a 3-bit ALU for the following operations.

S1	S0	Operation
0	0	$x \text{ OR } y$
0	1	$x \text{ AND } y$
1	0	$x + y$
1	1	y'


Answer:



2. Design a 4 bit up counter which counts beginning from a load input and signals
1 when a counting round finishes before starting a next round.




Step 2B - Connect datapaths to controller



Step 2C - Derive controller's FSM

Inputs: clr , $avg-ge-UT$

Outputs: $alarm$, $clr-all$, ld



4) Implement a 4-bit register with the functionality specified in the fol. table. A is the current value of the register, and B is the loaded value.

S1	S0	Action	Output
0	0	Load	B
0	1	Keep current value	A
1	0	if $(B > A) \text{ load } B/2$ else load B	if $(B > A) B/2$; else B
1	1	if $(B < A/2) \text{ load } B$ else keep current value	if $(B < A/2) B$; else A

