

ווואסורמו שממו בסבכם מו כ ט טוום ועיוון The block size is 4 bytes (B = 4)

00

3000/04/05/06

< tal

The cache has 4 sets (S = 4)

The cache is direct mapped (E = 1)

a) What is the total capacity of the cache? (in number of data by (s) 0001 18/19, IA

b) How long is a tag? (in number of bits) 4 6175

೦ Assuming that the cache starts clean (all lines invalid), please fill in the following tables, your convenience. describing what happens with each operation. Addresses are given in both hex and binary for

0000 0 1 0 1 oload 0x18 (0001)000)2 0000 0 1 10 h load 0x20 (0010 0000)2 11 10 0089 store 0x14 (0001 1010)2 store 0x06 (0000 0110)2 load 0x16 0001 0:10)2 load 0x08 (0000 1000)2 store 0x12 (0001 0010)2 (0000 0000) 2000)2 load 0x04 (0000 0100)2 Set index? 0 Hit or Miss? 3 SSIM VES ? といい 37.5 NIXS Miss Eviction? ع t 3 B 8 te 1]3 4 6 00000011 9000000000 00000010 50000001

Array Example

Practice Problem 3.38 (solution page 377)

Consider the following source code, where M and N are constants declared with

long sum_element(long i, long j) { return P[i][j] + Q[j][i] sum_element: i in %rdi, j in %rsi ong sum_element(long i, long j) addq leaq addq subq leaq addq ret movq P(, %rdx, 8), %rax %rdi, %rdx 0(,%rdi,8), Q(, %rdi, 8), %rax %rax, %rdi (%rsi, %rsi, 4), %rax %rsi, %rdx %rdx

> Offset of matrix Q 5j + i \rightarrow Q has 5 columns

8 is scale value

P has 7 columns

Offset of matrix P 7i + j \rightarrow

So, M = 5 and N = 7Retrieve $M[x_Q+8*(5j+i)] \rightarrow rax$ Compute i + 5j →rdi Compute 5j →rax Compute 7i + j →rdx Compute 7i →rdx Compute 8i →rdx

Add M[$x_p + 8*(7i+j)$] \rightarrow rax

on this assembly code. Use your reverse engineering skills to determine the values of M and N based

0×400600B


0x00000013

Footer

0×400b004

Allocated

memory location





- Overall structure placement
- K = Largest alignment of any element
- Initial address & structure length must be multiples of K
- Example:
- K = 8, due to double element



Locality

 Principle of Locality: Programs tend to use equal to those they have used recently data and instructions with addresses near or

Cold (compulsory) miss

Cold misses occur because the cache is empty.

Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
 E.g. Block | at level k+1 must be placed in block (i mod d) at level

Conflict misses occur when the level k cache is large enough but multiple data objects all map to the same level k block.

E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time

Types of Cache Misses General Caching Concepts

Conflict miss

- Temporal locality:
- Recently referenced items are likely to be referenced again in the near future

Spatial locality:

Items with nearby addresses tend to be referenced close together in time

Capacity miss

Method 1: Implicit List

For each block we need both size and allocation

Could store this information in two words: wasteful!

Standard trick

If blocks are aligned, some low-order address bits are always 0 Instead of storing an always-0 bit, use it as a allocated/free flag

When reading size word, must mask out this bit

1 Word Size

Last bit of Size is omitted(always 0) a = 1: Allocated block a = 0: Free block

Occurs when the set of active cache blocks (working set) is larger than the cache.

Keeping Track of Free Blocks

- Method 1: Implicit list using length—links all blocks

 locks

 and the second to tag each block as allocated/ir Method 2: Explicit list among the free blocks
- using pointers 4 2 Need space for pointers

Method 3: Segregated free list

Different free lists for different size classes

- Method 4: Blocks sorted by size
- Can use a balanced tree (e.g. Red-Black tree) with pointers within each free block, and the length used as a key

allocated and free blocks

Payload

Size: block size

Payload: application data (allocated blocks only)

Optional

Format of

s i[0] i[1] 4 [0] up+4 1[1] addss

char c;

tup;

int i[2]; double v;

, sp;


sp+

- # x in %xmm0, y in %xmm1 %xmm1, %xmm0 double dadd(double x, # x in %xmm0, y in %xmm1 addsd ret return x + y; %xmm1, %xmm0
- %rdi %rsi dd18 dszg 8ebp Sedi. 8esp %esi %r15 8r14 %r13 %r12 %r11 %r10 %r9 %r15d
- Can reference low-order byte

$\|$ Example: Direct Mapped Cache (E

sp+24

birect mapped: One line per set Assume: cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

Block Implicit List: Finding a Free

- Can take linear time in total number of blocks (allocated and free) Search list from beginning, choose first free block that fits:
- In practice it can cause "splinters" at beginning of list

- Search the list, choose the *best* free block: fits, with fewest bytes left over
- Keeps fragments small—usually improves memory utilization

Nested Array Element Access

- Array Elements
- Like first fit, but search list starting where previous search

int A[R][C];

- Should often be faster than first fit: avoids re-scanning
- Best fit: Some research suggests that fragmentation is worse

L1, L2, L3, Main Memory, Disk

- Multiple copies of data exist:

- What to do on a write-hit?
- Write-back (defer write to memory until replacement of
- Need a dirty bit (line different from memory or not)
- What to do on a write-miss?
- Write-allocate (load into cache, update line in cache) Good if more writes to the location follow

- Write-through + No-write-allocate


- Write-back + Write-allocate

- 818 %r10d %r14d %r13d %r12d %r11d %r9d %r8d

E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set Assume: cache block size 8 bytes








V Lay 01234567 V Lay 01234567

Address A + 1 * (C * K) + J * K A[1][j] is element of type T, which requires K bytes





A+ (i*C*4)+(j*4)

Will typically run slower than first fit