

Step 1 - Capture a high-level state machine




Step 2A - Create a datapath



Note: A solution more consistent with the chapter's methology would use a separate clear and ld signal for each register. In this particular example, a single clr and a single load line happens to work.

Step 2B- Connect the datapath to a controller



Step 2C - Derive the controller's FSM $\,$

Inputs: clr, avg_lt_WT
Outputs: alarm, clr_all, ld

