Chapter 4 Problems

(part 2)

Question 1 (past exam question)

Consider our initial pipelined MIPS machine which has 5 pipe stages: (IF ID EX MEM WB) Assume that for a conditional branch instruction, the target address is computed in the second stage (ID stage) and the branch outcome (i.e., branch decision) is determined in the fourth stage (MEM stage). Assume that 30% of all instructions are conditional branches and that 75% of these are taken. Assume an ideal CPI of 1. We want to study the effect of various techniques used for reducing the pipeline branch penalties. Ignore all other types of hazards.

a. Compute the actual CPI if no technique is used; i.e., pipeline is stalled until the branch is complete.

Branch completed

Branch: IF ID EX MEM WB

IF —— Next instr. is fetched only after this decision

$$CPI = 1 + 0.30 \times 3 = 1.9$$

Question 1.b

- b. Compute the actual CPI if the branch is always predicted to be taken.
- If predicted <u>taken</u> but branch is <u>not taken</u>

IF	ID	EX	MEM	WB			
	IFold	IFnew	IDnew	IFold			
3 stalls							

• If predicted <u>taken</u> and branch is <u>taken</u>

IF	ID	EX	MEM	WB				
	IF		IDnew	EXnew				

$$CPI = 1 + 0.3 [0.25 * 3 + 0.75 * 1] = 1.45$$

Question 1.c

- c. Compute the actual CPI if the branch is always predicted to be not taken.
- If predicted <u>not taken</u> but branch is <u>not taken</u>

IF	ID	EX	MEM			
	IFnew	IDnew	EXnew	MEMnew	WBnew	

No stalls!

• If predicted not taken and branch is taken

IF ID	EX	MEM	WB	
IF	ID	EX	IFnew	

3 stalls

$$CPI = 1 + 0.3 [0.25 * 0 + 0.75 * 3] = 1.675$$

Question 2

Assume that we have the following MIPS code.

```
lw $s5, 200 ($s4)
add $s6, $s5, $s8
add $s7, $s5, $s9
sub $s3, $s7, $s10
```

What is the total number of cycles required to execute the above code on a pipelined MIPS. Draw the pipeline chart and show all necessary stalls and/or forwarding.

Question 2.a

 NO data forwarding; and it is NOT allowed to write and read a register at the same cycle

lw \$s5, 200 (\$s4)
add \$s6, \$s5, \$s8
add \$s7, \$s5, \$s9
sub \$s3, \$s7, \$s10

IF	ID	EX	MEM	WB									
	IF	S	S	S	ID	EX	MEM	WB					
					IF	ID	EX	MEM	WB				
						IF	S	S	S	ID	EX	MEM	WB

of cycles =
$$14$$
 (3 + 3 = 6 stalls)

Question 2.b

 NO data forwarding; and it is allowed to write and read a register at the same cycle

lw	\$s5, 200 (\$s4)
add	l \$s6, \$s5, \$s8
add	\$s5, 200 (\$s4) \$s6, \$s5, \$s8 \$s7, \$s5, \$s9 \$s3, \$s7, \$s10
sub	\$s3, \$s7, \$s10


IF	ID	EX	MEM	WB							
	IF	S	S	ID	EX	MEM	WB				
				IF	ID	EX	MEM	WB			
					IF	S	S	ID	EX	MEM	WB


of cycles =
$$12$$

(2 + 2 = 4 stalls)

Question 2.c

 data forwarding; and it is allowed to write and read a register at the same cycle






of cycles = 9 (1 stall, 2 forwarding)

Question 3 (past exam question)


Assume that we extend our single-cycle MIPS implementation so that it handles the "srl" (shift right logical) instruction.

srl \$t1,\$t2,4



a. **Explain** the required changes in the complete single-cycle datapath clearly (including changes in any component of the datapath including ALU, additional wires, muxes and control/selector signals). In case of no change in the datapath, then express it accordingly.

Single Cycle Datapath



Question 3.b

b. For the srl instruction, write the values of control lines given in Figure 4.18 at page 323 in new edition appropriately (i.e., 0, 1 or x for don't care). Include any new control signal(s) if needed.

RegDst	ALUsrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUop
1	0	0	1	0	0	0	10

Instruction	RegDst	ALUSrc	Memto- Reg	Reg- Write		Mem- Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
1w	0	1	1	1	1	0	0	0	0
SW	Х	1	X	0	0	1	0	0	0
beq	Х	0	Х	0	0	0	1	0	1

Question 4 (From Textbook)

4.7 In this exercise we examine in detail how an instruction is executed in a single-cycle datapath. Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction word:

101011000110001000000000000010100.

Assume that data memory is all zeros and that the processor's registers have the following values at the beginning of the cycle in which the above instruction word is fetched:

r0	r1	r2	r3	r4	r5	r6	r8	r12	r31
0	-1	2	-3	-4	10	6	8	2	-16

Question 4.7 (Textbook)

4.7 In this exercise we examine in detail how an instruction is executed in a single-cycle datapath. Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction word:

	31	26	21	16	0
10101100011000100000000000010100.	op	i	rs	rt	immediate
	6 b	its	5 bits	5 bits	16 bits

Assume that data memory is all zeros and that the processor's registers have the following values at the beginning of the cycle in which the above instruction word is fetched:


r0	r1	r2	r3	r4	r5	r6	r8	r12	r31
0	-1	2	-3	-4	10	6	8	2	-16

1			0	ARITHMETIC CORE INSTRUCTION SET (2) OPCODE
MIDC				/ FMT /FT
INIT	Ref	ference Data		FOR- / FUNCT NAME_MNEMONIC MAT OPERATION (Hex)
0			ODCODE	NAME, MNEMONIC MAT OPERATION (Hex) Branch On FP True bolt FI if(FPcond)PC=PC+4+BranchAddr (4) 11/8/1/
CORE INSTRUC		T FOR-	OPCODE / FUNCT	Branch On FP False bolf FI if(!FPcond)PC=PC+4+BranchAddr(4) 11/8/0/
I NAME, MNEM		MAT OPERATION (in Ver		Divide div R Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] 0///1a
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0/20 _{hex}	Divide Unsigned divu R Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) 0///1b FP Add Single add. s FR F[fd]=F[fs]+F[ft] 11/10//0
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm		reconstitution of the second o
Add Imm, Unsigne				P Add Double add.d FR $\{F[Id], F[Id+1]\} = \{F[IS], F[IS+1]\} + 11/11//0$
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 _{hex}	EP Compare Single c v s* FR EPcond = (Fifs) on Fifth 2 1 : 0 11/10//v
CORE INSTRUC NAME, MNEM Add Add Immediate Add Imm. Unsigned Add Unsigned And	and	R R[rd] = R[rs] & R[rt]	0 / 24 _{hex}	FP Compare Double c.x.d* FR FPcond = ({F[fs],F[fs+1]}) op [11/11//y]
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImn		*(x is eq. 1t, or 1e) (op is ==, <, or <=) (y is 32, 3c, or 3e)
1		, if(R[rs]==R[rt])		EP Divide Single (1) 2 FR E[61] = E[61] / E[61] 11/10//3
Branch On Equal	beq	PC=PC+4+BranchAddr	(4) 4 _{hex}	FP Divide div.d FR [F[fd],F[fd+1]]
Branch On Not Eq Jump Jump And Link	ualbne	I if(R[rs]!=R[rt])	(4) 5 _{hex}	EP Multiply Single mul s FR FIfth = Fifth * Fifth 11/10//2
1		PC=PC+4+BranchAddr	(5) 2 _{hex}	FP Multiply $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} *$
Jump	2	J PC=JumpAddr		Double
Jump And Link	jal	J R[31]=PC+8;PC=JumpAdd	lr (5) 3 _{bex} 0/08 _{bex}	FP Subtract Single sub.s FR F[fd]=F[fs] - F[ft] 11/10//1 FP Subtract sub.d FR F[fd],F[fd+1]} = {F[fs],F[fs+1]} - 11/11//1 11/11//1
Jump Register	jr	R PC=R[rs]		
Load Byte Unsign	ed 1bu	I R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)	(2) 24 _{hex}	Load FP Single 1wc1 I F[rt]=M[R[rs]+SignExtImm] (2) 31//
Load Halfword Unsigned		, R[rt]={16'b0,M[R[rs]	, (-)	Load FP Idea F[rt]=M[R[rs]+SignExtImm]; (2) 35//
	1hu	+SignExtImm](15:0		Double $F[rt+1]=M[R[rs]+SignExtImm+4]$ Move From Hi $R[rt]=Hi$ $0///10$
Load Linked Load Upper Imm. Load Word	11	I R[rt] = M[R[rs] + SignExtIm	um] (2,7) 30 _{hex}	Move From Lo mflo R R[rd] = Lo 0//-/12
Load Upper Imm.	lui	I R[rt] = {imm, 16'b0}	f _{hex}	Move From Control mfc0 R R[rd] = CR[rs] 10 /0//0
Load Word	lw	I R[rt] = M[R[rs] + SignExtIm	m] (2) 23 _{hex}	Multiply mult $R \{Hi,Lo\} = R[rs] * R[rt]$ 0///18
Nor	nor	$R R[rd] = \sim (R[rs] \mid R[rt])$	0 / 27 _{hex}	Multiply Unsigned multu R $\{Hi,Lo\} = R[rs] * R[rt]$ (6) $0///19$ Shift Right Arith. sza R $R[rt] = R[rt] >> $ shamt $0///3$
Or	or	$R R[rd] = R[rs] \mid R[rt]$	0 / 25 _{hex}	Store FP Single swc1 I MIR[rs]+SignExtImm] = F[rt] (2) 39//
Or Immediate	ori	I R[rt] = R[rs] ZeroExtImm		Store FP $M[R[rs]+SignExtImm] = F[rt];$ (2) $3d/m/m/m$
Set Less Than	slt	R R[rd] = (R[rs] < R[rt]) ? 1 :		Double $M[R[rs]+SignExtImm+4] = F[rt+1]$
Nor Or Or Immediate Set Less Than Set Less Than Imm		I R[rt] = (R[rs] < SignExtIm		FLOATING-POINT INSTRUCTION FORMATS
Set Less Than Imr		P[et] = (P[ec] < SignEvtler	m)	FR opcode fmt ft fs fd funct
Set Less Than Imr Unsigned Set Less Than Uns	sitiu	? 1:0	(2,6) Onex	31 26 25 21 20 16 15 11 10 6 5 0
Set Less Than Un:		R R[rd] = (R[rs] < R[rt]) ? 1 :		FI opcode fmt ft immediate
Shift Left Logical Shift Right Logica	sll	R R[rd] = R[rt] << shamt	0 / 00 _{hex}	31 26 25 21 20 16 15 0
Shift Right Logica	d srl	R R[rd] = R[rt] >>> shamt	0 / 02 _{hex}	PSEUDOINSTRUCTION SET
Store Byte	sb	I M[R[rs]+SignExtImm](7:0		NAME MNEMONIC OPERATION Branch Less Than blt if(R[rs] $<$ R[rt]) PC = Label
5 1		R[rt](7:0) M[R[rs]+SignExtImm] = R	(2) (4)	Branch Cless Than bgt if(R[rs]>R[rt]) PC = Label
Store Conditional	sc	I R[rt] = (atomic)?		Branch Less Than or Equal ble $if(R[rs] \le R[rt]) PC = Label$
Ctore Half		, M[R[rs]+SignExtImm](15:	0) = 20.	Branch Greater Than or Equal bge if(R[rs]>=R[rt]) PC = Label Load Immediate 11 R[rd] = immediate
Store Halfword	ah	R[rt](1	5:0) (2) - nex	Move move R[rd] = R[rs]
Store Word	SW	I M[R[rs]+SignExtImm] = R		REGISTER NAME, NUMBER, USE, CALL CONVENTION
Subtract	sub	R R[rd] = R[rs] - R[rt]	(1) 0/22 _{hex}	DDECEDVEDACROSS
Store Conditional Store Halfword Store Word Subtract Subtract Unsigned		R R[rd] = R[rs] - R[rt]	0 / 23 _{hex}	NAME NUMBER USE A CALL?
1		<pre>ay cause overflow exception anExtImm = { 16{immediate[15]}</pre>	immediate)	Szero 0 The Constant Value 0 N.A.
š 1		gnExtImm = { 16{1b'0}, immediate[15]} roExtImm = { 16{1b'0}, immedia		\$at 1 Assembler Temporary No
	(4) Br	anchAddr = { 14{immediate[15]},	, immediate, 2'b0 }	Sv0-Sv1 2-3 Values for Function Results and Expression Evaluation No
d .	(6) T.	mpAddr = { PC+4[31:28], addre		Sa0-Sa3 4-7 Arguments No
!				4
1	(6) Op	perands considered unsigned numb	atomic 0 if not atomic	
	(6) Op (7) Ato	omic test&set pair; R[rt] = 1 if pair	atomic, 0 if not atomi-	Ss0-\$s7 16-23 Saved Temporaries Yes
 BASIC INSTRU	(6) Op (7) Ato	omic test&set pair; R[rt] = 1 if pair DRMATS	atomic, 0 if not atomic	\$50-\$87 16-23 Saved Temporaries Yes \$18-\$19 24-25 Temporaries No
BASIC INSTRUC	(6) Op (7) Ato	omic test&set pair; R[rt] = 1 if pair DRMATS rs rt rd	shamt funct	\$60.\$67 16-23 \$aved Temporaries Yes \$18.\$19 24-25 Temporaries No \$18.\$19 26-27 Reserved for OS Kernel No
R opco	(6) Op (7) Ato CTION FO	omic test&set pair; R[n] = 1 if pair DRMATS	shamt funct	Sib-Se7 16-23 Saved Temporaries Yes
	(6) Op (7) Ato CTION FO	omic test&set pair; R[rt] = 1 if pair DRMATS rt	shamt funct	Sab-Ss7 16-23 Sared Temporaries Yes
· · ·	(6) Op (7) Ato CTION FO de 1 26 25 de 1 26 25	DRMATS rt rd	shamt funct	Sab-Se7 16-23 Saved Temporaries Yes

Question 4.7 (Textbook)

- **4.7.1** [5] <\$4.4> What are the outputs of the sign-extend and the jump "Shift left 2" unit (near the top of Figure 4.24) for this instruction word?
- **4.7.2** [10] <\$4.4> What are the values of the ALU control unit's inputs for this instruction?
- **4.7.3** [10] <§4.4> What is the new PC address after this instruction is executed? Highlight the path through which this value is determined.
- **4.7.4** [10] <\$4.4> For each Mux, show the values of its data output during the execution of this instruction and these register values.
- **4.7.5** [10] <\$4.4> For the ALU and the two add units, what are their data input values?
- **4.7.6** [10] <§4.4> What are the values of all inputs for the "Registers" unit?

Single Cycle Datapath



Question 4.7 (Book - Solution)

4.7

4.7.1

Sign-extend	Jump's shift-left-2
000000000000000000000000000000000000000	000110001000000000001010000

4.7.2

ALUOp[1-0]	Instruction[5-0]		
00	010100		

4.7.3

New PC	Path
PC+4	PC to Add (PC+4) to branch Mux to jump Mux to PC

4.7.4

WrReg Mux	ALU Mux	Mem/ALU Mux	Branch Mux	Jump Mux
2 or 0 (RegDst is X)	20	Х	PC+4	PC+4

4.7.5

ALU	Add (PC+4)	Add (Branch)
-3 and 20	PC and 4	PC+4 and 20*4


4.7.6

Read Register 1	Read Register 2	Write Register	Write Data	RegWrite
-----------------	-----------------	----------------	------------	----------

Question 5

We wish to add the instruction **lui** (**load upper immediate**) to the single cycle datapath described in the chapter. Add any necessary datapaths and control signals to the single-cycle datapath of the Figure 4.24 which represents the datapath and show the necessary additions (if any) to the Figure 4.18 which represents the setting of the control lines.

Single Cycle Datapath



Question 5

Answer: (There might be different solutions)

- Add Shift unit which takes I[15:0] as an input and perform 16-bit shift left operation on it.
- The 32-bit output of shift unit can be given as a third input to MemToReg mux.
- The selector bits of MemToReg mux should be increased to two bits.
- o 00 for ALU result, 01 for DM result, 10 for shift result.