

CSE 3038 – Computer Organization - QUIZ #4.

Problem 1. (48 PTS)

Assume that cache size is 2048KB and the size of the physical memory is 32 GB. Assume that the block size of 32 words, a 2-way set associative cache, and a 32-bit address. (Assume that we consider byte addressing)

a) (21) How many bits are needed for the following? **Show all your work.**

Tag	Index	Offset (total)
12	13	7

$$32 \text{ words} \times 4 = 128 \text{ bytes} = 2^7 \text{ bytes} \quad (7\text{-bit offset})$$

$$2048 \text{ KB} = 2^1 \times 2^{20} = 2^{21}$$

$$2^{21} / 128 = 2^{14} \quad 2^{14} / 2\text{-way} = 2^{13} \quad \text{index} = 13 \text{ bits}$$

$$\text{Tag} \Rightarrow 32 - (13 + 7) = 12$$

b) (27) Rewrite the above fields for each of the following changes. (You should consider each case separately). **Show all your work.**

Change	Tag	Index	Offset (total)
Increase the cache size from 2048 KB to 8192 KB	10	15	7
Increase the block size from 32 words to 128 words	12	11	9
Change the 2-way set associativity to 8-way set associativity	14	11	7

* incr. cache size \rightarrow No change in offset (index \uparrow 2 bits)

* incr. block size 4 times \Rightarrow offset \uparrow 2 bits
index \downarrow 2 bits

* 2 way \rightarrow 8 way \Rightarrow No change in offset. index \downarrow 2 bits

Problem 2 (28 PTS)

Suppose you have the following direct mapped cache system: cache size = 4 blocks, 1 block = 4 words, cache hit time = 50ns, time to read a block from main memory to cache = 500ns. After running a certain program, the observed string of **word** addresses for instruction fetch is:


4, 18, 12, 19, 6, 1, 15, 22, 8, 5

M M M **H** **H** M **H** M M M

a. (16) Show the final content of the cache.

$$\text{Set \#} = \left\lfloor \frac{\text{word address}}{\text{\# of words per block}} \right\rfloor \bmod N$$

→ # of sets for set assoc.



16 17 18 19
0 1 2 3
20 21 22 23
4 5 6 7
8 9 10 11
12 13 14 15

0 1 2 3
4 5 6 7
8 9 10 11
12 13 14 15

b. (12) Compute the total access time for instruction fetches for the above program.

3 Hits & 7 Misses


$$\begin{aligned} \text{Total Time} &= \text{Time for accessing cache} + \text{Time for Accessing main memory} \\ &\quad (\text{Hit / Miss}) \quad (\text{Miss penalty}) \\ &= 10 \times 50 + 7 \times 500 \\ &= 4000 \end{aligned}$$

Problem 3 (24 points)

Assume that our processor handles hazards by forwarding results whenever possible. If forwarding used, forward from the earliest stage at which the results is ready. It is allowed to write and read registers at the same cycle.

```
lw    $s1, 40 ($s4)
add   $s5, $s1, $t1
lw    $s2, 200 ($s4)
add   $s6, $s2, $t3
slt   $s1, $s5, $s6
```

- a. (12) What is the total number of cycles required to execute the above code on a pipelined MIPS? Draw the pipeline chart and show all necessary stalls and/or forwarding.



11 cycles — 3 forward — 2 stalls

- b. (12) Assume that you can reorder the above code by preserving the program correctness. Write down the order of instructions which minimizes total number of cycles required to execute the given set of instructions.

Change "second lw" instruction with "first add"

```
lw $s1, 40 ($s4)
lw $s2, 200 ($s4)
add $s5, $s1, $t1
add $s6, $s2, $t3
slt $s1, $s5, $s6
```

* There will be no stall cycles.

of cycles = 9 cycles

1 forward (add → slt)