

1-bit ALU

Inputs

a	b	C_{in}
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Outputs

C_{out}	Sum
0	0
0	1
0	1
1	0
0	1
1	0
1	0
1	1

K-map simplification for carry and sum

For Carry (C_{out})

BC_{in}	00	01	11	10
A				
0	0	0	1	0
1	0	1	1	1

$$C_{out} = AB + AC_{in} + BC_{in}$$

For Sum

BC_{in}	00	01	11	10
A				
0	0	1	0	1
1	1	0	1	0

$$Sum = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$C_{out} = ab + ac_{in} + bc_{in}$$

$$Sum = \overline{a}\overline{b}\overline{c_{in}} + \overline{a}b\overline{c_{in}} + \overline{a}\overline{b}c_{in} + abc_{in}$$

$$Sum = a \oplus b \oplus c$$

Slide 6

One bit ALU that perform
AND, OR, addition.

Slide 7

$$a - b = a + (-b)$$

To generate \Rightarrow 2's complement

$$a - b = a + (-b) = a + (\overline{b} + 1)$$

invert \uparrow

LSB has a carryin signal (even though it is not necessary for addition)

If we set Carryin to 1
→ adder will calculate $a+b+1$

If b invert selected $\Rightarrow a+\bar{b}+1$
↓
 $(a-b)$

Slide 8

Add NOR in hardware

$$(\overline{a+b}) = \bar{a} \bar{b}$$

(\bar{a} should be added)

Slide 9

slt \$s1, \$s2, \$s3

$\left\{ \begin{array}{l} \text{If } rs < rt \text{ produce } 1 = 000 \dots 01 \\ \text{otherwise produce } 0 = 000 \dots 00 \end{array} \right.$

$a \stackrel{?}{<} b \Rightarrow (a-b) < b-b$
 $(a-b) \stackrel{?}{<} 0$

Connect sign bit from the adder output to the least significant bit to get SLT.

Result output of MSB ALU is not the output of adder

↳ it is input value "less"

1-bit ALU MSB → an extra output bit (adder output)

Observation

Everytime we want to ALU to Subtract

→ C_{in} & B_{invert} set to 1.

add/and/or → both ϕ

Combine C_{in} & B_{invert} → B_{negate} to a single line

Slide 12

Equality for conditional branches
(if equal or not equal)

$$a \stackrel{?}{=} b \Rightarrow (a-b) \stackrel{?}{=} 0$$

- ① Compute $\text{Result} = a - b$ ✓
- ② OR all outputs & send that signal through an inverter

$$\text{Zero} = \overline{(\text{Result}_{31} + \text{Result}_{30} + \dots + \text{Result}_0)}$$

↓
equal to 1 when result is zero.
(if two regs equal)

