


1.




x	y	z	A	B
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

(2, NAND 2

A	B	NAND
0	0	1
0	1	1
1	0	1
1	1	0

b) Show functionality.

2) Design counter that counts in sequence: 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 3




Bilgi: Gelen sayı 12'ye eşit ise tekrar 3'e dönmesi için mux 1. bsmına bağla. Değilse mesela 4 geldiyse +2 çıktı 0.'ya bağla. Ortalama 6 ise 0 anlımı çıkart.

(3) Implement 4 bit register. \rightarrow 0 current, 1 loaded, 4 condition \rightarrow 0 \rightarrow load 1 \rightarrow current 2 \rightarrow left 3 \rightarrow right, 4 \rightarrow right var.

(4) Use opcode 1101 imp. four bitwise OR, NAND, NOR, XOR. 16 bit ins.

1101 | OR | SR1 | 0 | OP | SR2 , 16 bit \rightarrow whether use imm val of register for the source value $[R[hi:2]]$, four logical op. to be performed. Design the circuit.



Bilgi: Eğer imm=0 ise SRC2 çıktısı değeri yani SR2 adresinin içindeki değeri; imm=1 ise direkt SR2 adresini instruction dan al. \rightarrow Bunun için mux kullanılır.

(5) RTL to find mean of the number, find mean X.

If X \rightarrow even: output: $X/2$. If X \rightarrow Odd \rightarrow round to $\lceil X/2 \rceil$

ex: X=10, output=5,

X=11, output: 6

Design RTL, circuit, fsm