## CSE3038 – Spring 2021 – Midterm Exam

## Q1 (10+12+7) (a,b,c are unrelated)

- a) Determine the 32-bit IEEE 754 single-precision representation of -0.265625. Note that -0.265625 = -(1/4 + 1/64). Show your work, and use hexadecimal notation for your final answer.
- b) Suppose in a MIPS processor \$t0 contains 0xffff fffa and \$t1 contains 0x0000 0007. What will be in the Hi and Lo registers after the instruction "mult \$t0, \$t1" is run? Show your work.
- c) Give an example of two 8-bit two's complement integers such that adding them produces a carry out of the leftmost bit but not an overflow.

a) 
$$N = -0.265625 = -(1/4 + 1/64) = -(\frac{1}{2} + \frac{1}{2}6)$$

$$= -0.010001$$

$$2^{-2} 2^{-6}$$

$$= (-0.010001 = -1.0001 \times 2^{-2}$$

$$= (-1)^{6} \times (1 + 0.0001) \times 2$$

$$125 = (0.111101)_{2}$$

$$1011 | 1101 | 0001 | 0000 | 0000 | 0000 | 0000 |

b e 8 8 0 0 0 0

b e 8 8 0 0 0 0

b e 8 8 0 0 0 0

b e 8 8 0 0 0 0

c oxbe880000

b) the = 0xffff fffa ($the is negative)
$$1 + (1111 - 1111 | 1010 | 0100 | 0000 | 0000 | 0000 | 0000 |

c complete to 0000 \ldots \l$$$$

[111 --- 1111 | 1111 -- 1111 | 1101 0110

C) If the result can not be represented by hardware (ex: POS+POS, NEG+NEG+POS-NEG bits - Overflow and NEG-POS)

No overflow but carry out of the leftmost Lil


## Q2 (15+6) (a and b are unrelated)

a) Assume that i is in register \$t1, n is in \$t2, sum is in \$t0 and base address of array arr is in \$s0. Convert the following code into MIPS Code.

```
sum=0;
for (i=1; i<=n; i++) {
    if (arr[i-1] <= arr[i+1]) sum++;
}
```

b) Assuming that \$a0 contains an Alphabetic character (uppercase or lowercase), write a single MIPS instruction that will make the character stored in \$a0 always lower case. Note that the ASCII code of character 'A' is 0x41 while that of character 'a' is 0x61.

(Hint: one of the following instruction will help: and, or, andi, ori)



add \$to, \$200, \$200 # Sum=0 # 1=1 addi \$+1, \$zero, L loop: SIt \$+3, \$+2, \$+1 # if i>n exit. hne \$+3, \$200, exit # 4 41 sll sty, sty, 2
add sty, sty, sso
lw ssl, -4(\$+4)
lw ssz, 4(\$t4) # & arr [i] # \$51 = arr [i-1] #\$52 = an [i+1] stt \$53, \$52, \$51 bne \$53, \$200, pass-inc # if arr (i 1) > arr (i+1) addi \$to,\$to, I pass-inc: addi \$t1, \$t1, L

## Q3 (10).

You will enhance a machine. There are two improvements: either make multiply instructions run 4 times faster than before; or make memory access instructions run 2 times faster than before.

The running time of a given program is 200msecs, where 20% is used for multiplication, 40% for memory access instructions, and 40% for other tasks.

What will be the speedup if both improvements are made?

T= 200 nsec 
$$T_{mult} = 200 \times 0.2 = 40 \text{ nsec}$$
  $T_{men} = 200 \times 0.4 = 80 \text{ nsec}$   $T_{others} = 80 \text{ nsec}$ .

Then  $T_{nult} = 40/4 = 10 \text{ nsec}$   $T_{men} = 80/2 = 40 \text{ nsec}$   $T_{others} = 80 \text{ nsec}$ .

Then  $T_{others} = 80 \text{ nsec}$ .

Q4 (25). Assume that array A is a square matrix of M×M integers (M rows by M columns), where the starting address of A is stored in register \$s0, and M is stored in register \$t0. Write a MIPS code to compute **the sum of all integers at even-numbered rows** (all integers at row 0, row 2, row 4...etc are added). (the **sum** should be in \$s1).

M > \$to Staty addr. A > \$50

#MXM matrix with indexes [i][5]

# 11 = M x 4 511 \$11,\$40,2 # Sum=0 add \$51, \$7e0, \$7e0 任 120 add \$12, \$200, \$200 # J20 (for each) L1: add \$13, \$200,\$200 #\$52 = ACITLY] L2: lw \$52, () (\$50) adl \$51, \$51, \$52 # Sum=Sum+\$52 add: \$+3, \$+3, 1 # 了十 # 350 = & ACTJGJ+4 addi \$50, \$50, 4 # JCM ? \$+4=1: SLL \$+4, \$+3, \$+0 \$4420 bre \$4, \$200, L2 # if Jcm contrel ow # Next ever 10 m add \$50, \$50, \$41 \$50 = \$50+M x 4 # 1=112 (ever now count) addi \$ t2, \$t2, 2 Addr is \$50 SLL \$14, \$t2,\$t0 # (<M? M epmus \$44=1: bne \$+4,\$200, L! 9+4=0

**Q5 (15).** An instruction set architecture has two classes of instructions, type A and type B. There are two processors implementing the architecture, M1 (2.4Ghz) and M2 (3.2Ghz). The number of clock-cycles for the two instruction types on each processor is given as below:

	M1	M2
Type A	1cycle	3 cycle
Туре В	2 cycle	1 cycle

We have a benchmark program which consists of both A and B type of instructions and "F" is equal to the fraction of instructions of *type B* used by the benchmark . The manufacturer of M2 reports their processor 4/3 times faster based on the given benchmark program. F=?

CPI<sub>M1</sub> = 
$$1 \times (1-F) + 2 \times F = 1+F$$
  
CPI<sub>M2</sub> =  $3 \times (1-F) + 1 \times F = 3 - 2F$   
Performance<sub>M2</sub> =  $\frac{1+F}{2.4} = \frac{4}{3}$   
Performance<sub>M1</sub> =  $\frac{3-2F}{3} = \frac{4}{3}$   
 $1+F \times \frac{3.2}{2.4} = \frac{4}{3}$   
 $1+F = 3-2F$   
 $3+2F \times \frac{3.2}{2.4} = \frac{4}{3}$   
 $1+F = 3-2F$   
 $3+2F = 2$   
 $3+2F = 2$