


## CSE 3038 – Computer Organization - QUIZ 3 – Spring 2022

Name:

**Signature:**





**Question 1 (40 PTS)-** Consider the following single cycle datapath model, answer the following questions:



**Given that:** registers **\$a0 = -128** and **\$s0 = 130**; and the instruction at the input (the instruction read from instruction memory) is **add \$t0, \$s0, \$a0**; and the instruction is in memory address **0x00404400**,

What are the values for wires/buses given in the following table? (one answer was already given)  
Give all your answers in an *appropriately-sized hexadecimal*.

A	B	C	D	E	G
0x10	0x04	0x08	0x0000 0001	0x4020	0x0000 0082

H	J	L	N
			

A diagram showing a horizontal row of four empty square boxes representing memory bytes. Below the boxes, three red arrows point to specific locations:

- The first arrow points to the first byte, with the handwritten text `0xFFFFFFFF80` below it.
- The second arrow points to the third byte, with the handwritten text `0x00404400` below it.
- The third arrow points to the fourth byte, with the handwritten text `0x00404404` below it.

Additionally, a red curved arrow originates from the first box and points down to the handwritten text `0x00000002` located below the other annotations.

add \$10, \$50, \$90

↓ C      ↓ A      ↓ B

$$x \mapsto y \rightarrow \# 8$$

$C \rightarrow OX \cup \emptyset$

$$130 \rightarrow \underbrace{1000}_{8} \underbrace{0010}_{2}$$

$G \rightarrow 0x\ 00000082$

$\begin{array}{cccccc} \cup & \cup & \cup & \cup & \cup & \cup \\ 1 & 2 & 3 & 4 & 5 & 6 \end{array}$

$$\underline{1111 \dots 11 \quad 1000 \quad 0000 \Rightarrow -128}$$

H → FFFF FF80

D  $\rightarrow$  0x 00000002

J and D are same.

Consider  $I[15:0] \downarrow$

01000      000000      100000

rd      shift      function code

01000 0001010000  
 → 0x4020 → E

## Question 2 (25 PTS)

Assume that we extend our single-cycle MIPS implementation so that it handles the “jr (jump to register)” instruction, where “jr” has R-type instruction format.

Example: jr \$s2


The values of fields of the instruction format for the above instruction is the following:

Opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	function code (6)
0	18 (\$s2)	0	0	0	8

Explain the required changes in the complete single-cycle datapath clearly and write down any changes (additional wires, muxes and control and selector signals etc.) if necessary.

In case of no change in the datapath, then express it accordingly.

(Do not draw; explain in sentences!!)



## Answer

- ① Draw a line from “ReadData1” output of Register File to Jump Mux
- ② Mux controlled by Jump will be a 3 input mux  
Therefore a new control signal “JRControl” is required.

Assume that a new R-type MIPS instruction “new1” is considered as follows:

```
new1 $s1, $s2, $s3 // If ($s2 == 0) then $s1 ← $s3
                  // If ($s2 == 0) then copy the value from $s3 to $s1)
```

In case of no change in the datapath, then express it accordingly.

- ① Expand ALUSrc mux (It will be 3-input mux)
- ② Add Zero as the new input to ALUSrc mux
- ③ new1 control signal connected to ALUSrc mux
- ④ A new adder (Connect Zero & new1 signal)
- ⑤ Connect output of new adder to MemReg mux as the new control sy-l  
(MemReg will be 3-input mux)
- ⑥ Connect "read data2" from register file to MemReg mux (3 input)