

COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



Chapter 3

Arithmetic for Computers

Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

Possible Representations

| Sign | | One's | Two's | |
|------|-----------|------------|------------|--|
| | Magnitude | Complement | Complement | |
| | 000 = +0 | 000 = +0 | 000 = +0 | |
| | 001 = +1 | 001 = +1 | 001 = +1 | |
| | 010 = +2 | 010 = +2 | 010 = +2 | |
| | 011 = +3 | 011 = +3 | 011 = +3 | |
| | 100 = -0 | 100 = -3 | 100 = -4 | |
| | 101 = -1 | 101 = -2 | 101 = -3 | |
| | 110 = -2 | 110 = -1 | 110 = -2 | |
| | 111 = -3 | 111 = -0 | 111 = -1 | |

- Issues: balance, number of zeros, ease of operations
- Two's Complement is used.

Two's Complement Operations


- Negating a two's complement number: invert all bits and add 1 ("negate" and "invert" are quite different!)
- Converting n bit numbers into numbers with more than n bits:
 - MIPS 16 bit immediate gets converted to 32 bits for arithmetic
 - copy the most significant bit (the sign bit) into the

```
other bits: 0010 -> 0000 0010
1010 -> 1111 1010
```

"sign extension" (lbu vs. lb)

Integer Addition

Example: 7 + 6



Overflow - if result out of range

- Adding "+" and "-" operands, no overflow
- Adding two "+" operands
 - Overflow if result sign is 1
- Adding two "—" operands
 - Overflow if result sign is 0

Integer Subtraction

- Add negation of second operand
- Example: 7 6 = 7 + (-6)

```
+7: 0000 0000 ... 0000 0111
```

–6: 1111 1111 ... 1111 1010

+1: 0000 0000 ... 0000 0001

Overflow - if result out of range


- Subtracting two "+" or two "-" operands, no overflow
- Subtracting "+" from "-" operand
 - Overflow if result sign is 0
- Subtracting "—" from "+" operand
 - Overflow if result sign is 1

Dealing with Overflow


- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addui, subu instructions
- Other languages (e.g. Fortran) require raising an exception (unscheduled procedure call)
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - 2. Jump to predefined handler address
 - 3. mfc0 (move from system control) instruction to copy EPC into a general purpose register to return after corrective action

Multiplication


Start with long-multiplication approach



Length of product is the sum of operand lengths




Multiplication Hardware



Optimized Multiplier


- Perform steps in parallel: add/shift
 - (Multiplier stored in rightmost half of the product)



- One cycle per partial-product addition
 - That's ok, if frequency of multiplications is low

Faster Multiplier

- Uses multiple adders
 - Cost/performance tradeoff



- Can be pipelined
 - Several multiplication performed in parallel


MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits

Instructions

- mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
- mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
- mul rd, rs, rt
 - Least-significant 32 bits of product —> rd


Division




n-bit operands yield *n*-bit quotient and remainder

- Check for 0 divisor
- Long division approach
 - If divisor ≤ dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0, add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required

Division Hardware



Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both

Faster Division


- Can't use parallel hardware as in multiplier
 - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT devision)
 generate multiple quotient bits per step
 - Still require multiple steps

MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use mfhi, mflo to access result

Floating Point

- Representation for non-integral numbers
 - Including very small and very large numbers
- Like scientific notation



- In binary
 - \bullet ±1. $xxxxxxxx_2 \times 2^{yyyy}$
- Types float and double in C

Floating Point Standard

- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
 - Portability issues for scientific code
- Now almost universally adopted
- Two representations
 - Single precision (32-bit)
 - Double precision (64-bit)

IEEE Floating-Point Format

single: 8 bits single: 23 bits

double: 11 bits double: 52 bits

S Exponent Fraction

$$x = (-1)^{S} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$$

- S: sign bit $(0 \Rightarrow \text{non-negative}, 1 \Rightarrow \text{negative})$
- Normalize significand: 1.0 ≤ |significand| < 2.0</p>
 - Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
 - Significand is Fraction with the "1." restored
- Exponent: excess representation: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127; Double: Bias = 1203

Single-Precision Range

Exponents 00000000 and 11111111 reserved

Smallest value

- Exponent: 00000001⇒ actual exponent = 1 - 127 = -126
- Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
- $\pm 1.0 \times 2^{-126} \approx \pm 1.2 \times 10^{-38}$

Largest value

- exponent: 11111110⇒ actual exponent = 254 127 = +127
- Fraction: 111...11 ⇒ significand ≈ 2.0
- $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$

Double-Precision Range

Exponents 0000...00 and 1111...11 reserved

Smallest value

- Exponent: 0000000001⇒ actual exponent = 1 - 1023 = -1022
- Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
- $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$

Largest value

- Exponent: 11111111110⇒ actual exponent = 2046 1023 = +1023
- Fraction: 111...11 ⇒ significand ≈ 2.0
- $\pm 2.0 \times 2^{+1023} \approx \pm 1.8 \times 10^{+308}$

Floating-Point Precision

- Relative precision
 - all fraction bits are significant
 - Single: approx 2⁻²³
 - Equivalent to 23 × log₁₀2 ≈ 23 × 0.3 ≈ 6 decimal digits of precision
 - Double: approx 2⁻⁵²
 - Equivalent to 52 × log₁₀2 ≈ 52 × 0.3 ≈ 16 decimal digits of precision

Floating-Point Example

- Represent: -0.75
 - $-0.75 = (-1)^1 \times 1.1_2 \times 2^{-1}$
 - S = 1
 - Fraction = $1000...00_2$
 - Exponent = -1 + Bias
 - Single: $-1 + 127 = 126 = 011111110_2$
 - Double: $-1 + 1023 = 1022 = 0111111111110_2$
- Single: 10111111101000...00
- Double: 10111111111101000....00

Floating-Point Example

 What number is represented by the singleprecision float

11000000101000...00

- S = 1
- Fraction = $01000...00_2$
- Exponent = $10000001_2 = 129$

$$x = (-1)^{1} \times (1 + 01_{2}) \times 2^{(129 - 127)}$$

= $(-1) \times 1.25 \times 2^{2}$
= -5.0

Denormal Numbers

Exponent = $000...0 \Rightarrow$ hidden bit is 0

$$x = (-1)^{S} \times (0 + Fraction) \times 2^{-Bias}$$

- Smaller than normal numbers
 - allow for gradual underflow, with diminishing precision
- Denormal with fraction = 000...0

$$x = (-1)^{S} \times (0+0) \times 2^{-Bias} = \pm 0.0$$
Two representations of 0.0!

Infinities and NaNs

- Exponent = 111...1, Fraction = 000...0
 - ±Infinity
 - Can be used in subsequent calculations, avoiding need for overflow check
- Exponent = 111...1, Fraction ≠ 000...0
 - Not-a-Number (NaN)
 - Indicates illegal or undefined result
 - e.g., 0.0 / 0.0
 - Can be used in subsequent calculations

Floating-Point Addition

Consider a 4-digit decimal example

 \bullet 9.999 × 10¹ + 1.610 × 10⁻¹

1. Align decimal points

- Shift number with smaller exponent
- \bullet 9.999 × 10¹ + 0.016 × 10¹

2. Add significands

 \bullet 9.999 × 10¹ + 0.016 × 10¹ = 10.015 × 10¹

3. Normalize result & check for over/underflow

■ 1.0015 × 10²

4. Round and renormalize if necessary

■ 1.002 × 10²

Floating-Point Addition

Now consider a 4-digit binary example

$$-1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2} (0.5 + -0.4375)$$

1. Align binary points

- Shift number with smaller exponent
- $-1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$

2. Add significands

$$\blacksquare$$
 1.000₂ × 2⁻¹ + -0.111₂ × 2⁻¹ = 0.001₂ × 2⁻¹

3. Normalize result & check for over/underflow

■ $1.000_2 \times 2^{-4}$, with no over/underflow


4. Round and renormalize if necessary

$$-1.000_2 \times 2^{-4}$$
 (no change) = 0.0625

FP Adder Hardware

- Much more complex than integer adder
- Doing it in one clock cycle would take too long
 - Much longer than integer operations
 - Slower clock would penalize all instructions
- FP adder usually takes several cycles
 - Can be pipelined

FP Adder Hardware



Floating-Point Multiplication

Consider a 4-digit decimal example

$$\bullet$$
 1.110 × 10¹⁰ × 9.200 × 10⁻⁵

1. Add exponents

- For biased exponents, subtract bias from sum
- New exponent = 10 + -5 = 5

2. Multiply significands

■
$$1.110 \times 9.200 = 10.212 \implies 10.212 \times 10^{5}$$

3. Normalize result & check for over/underflow

4. Round and renormalize if necessary

5. Determine sign of result from signs of operands

Floating-Point Multiplication

Now consider a 4-digit binary example

$$-1.000_2 \times 2^{-1} \times -1.110_2 \times 2^{-2} (0.5 \times -0.4375)$$

1. Add exponents

- Unbiased: -1 + -2 = -3
- Biased: (-1 + 127) + (-2 + 127) = -3 + 254 127 = -3 + 127

2. Multiply significands

■
$$1.000_2 \times 1.110_2 = 1.1102 \implies 1.110_2 \times 2^{-3}$$

3. Normalize result & check for over/underflow

■ $1.110_2 \times 2^{-3}$ (no change) with no over/underflow

4. Round and renormalize if necessary

$$\bullet$$
 1.110₂ × 2⁻³ (no change)

5. Determine sign: +ve \times -ve \Rightarrow -ve

$$-1.110_2 \times 2^{-3} = -0.21875$$

FP Arithmetic Hardware

- FP multiplier is of similar complexity to FP adder
 - But uses a multiplier for significands instead of an adder
- FP arithmetic hardware usually does
 - Addition, subtraction, multiplication, division, reciprocal, square-root
 - FP ↔ integer conversion
- Operations usually takes several cycles
 - Can be pipelined

FP Instructions in MIPS

Separate FP registers

- 32 single-precision: \$f0, \$f1, ... \$f31
- Paired for double-precision: \$f0/\$f1, \$f2/\$f3, ...
 - Double precision register (even-odd pair of single precision)
 - Pair of single precision \$f2,\$f3 form the double precision \$f2

FP instructions operate only on FP registers

- Programs generally don't do integer ops on FP data, or vice versa
- More registers with minimal code-size impact

FP Instructions in MIPS

FP load and store instructions

- lwc1, ldc1, swc1, sdc1e.g., lwc1 \$f1, 32(\$s2)
- lwc1 = load word to coprocessor 1
- Since early 1990s, Microprocessors have integrated FP on chip

Single-precision arithmetic

- add.s, sub.s, mul.s, div.s
 add.s \$f0, \$f1, \$f6
- Double-precision arithmetic
 - add.d, sub.d, mul.d, div.d
 - add.d \$f4, \$f4, \$f6

FP Instructions in MIPS

- Single- and double-precision comparison
 - c.xx.s, c.xx.d (xx is eq, ne, lt, le, gt, ge)
 - Sets or clears FP condition-code bit

```
c.lt.s $f3, $f4
(if $f3 < $ f4) cond=1; else cond=0</pre>
```

- Branch on FP condition code true or false
 - bc1t, bc1f /* branch on FP true *

```
bc1t 25 /* PC-relative branch if FP cond */
bc1f 25 /* PC-relative branch if not cond */
```

FP Example: °F to °C

C code:

```
float f2c (float fahr) {
  return ((5.0/9.0)*(fahr - 32.0));
}
```

fahr in \$f12, result in \$f0, literals in global memory space

/* Assume compiler places 3 FP constants in memory (\$gp)

```
f2c: lwc1  $f16, const5($gp)
    lwc1  $f18, const9($gp)
    div.s  $f16, $f16, $f18
    lwc1  $f18, const32($gp)
    sub.s  $f18, $f12, $f18
    mul.s  $f0, $f16, $f18
    jr  $ra
```

FP Example: Array Multiplication

- $X = X + Y \times Z$
 - All 32 × 32 matrices, 64-bit double-precision elements
- C code:

Addresses of x, y, z in \$a0, \$a1, \$a2, and i, j, k in \$s0, \$s1, \$s2

FP Example: Array Multiplication

MIPS code:

```
li t1, 32 # t1 = 32 (row size/loop end)
   li $s0, 0 # i = 0; initialize 1st for loop
L1: li \$s1, 0 # j = 0; restart 2nd for loop
L2: 1i $s2, 0 # k = 0; restart 3rd for loop
   s11 $t2, $s0, 5 # <math>$t2 = i * 32 (size of row of x)
   addu t2, t2, t2, t2 = i * size(row) + j
   sll $t2, $t2, 3 # $t2 = byte offset of [i][j]
   addu t2, a0, t2 \# t2 = byte address of <math>x[i][j]
   1.d f4, 0(t2) # f4 = 8 bytes of x[i][j]
L3: s11 $t0, $s2, 5 # $t0 = k * 32 (size of row of z)
   addu t0, t0, s1 # t0 = k * size(row) + j
   sll $t0, $t0, 3 # $t0 = byte offset of [k][j]
   addu t0, a2, t0 # t0 = byte address of <math>z[k][j]
   1.d f16, 0(t0) # f16 = 8 bytes of z[k][j]
```

•••

FP Example: Array Multiplication

\$11 \$t0, \$s0, 5 # \$t0 = i*32 (size of row of y)addu t0, t0, s2 # t0 = i*size(row) + ksll \$t0, \$t0, 3 # \$t0 = byte offset of [i][k] addu t0, a1, t0 # t0 = byte address of y[i][k]1.d f18, 0(t0) # f18 = 8 bytes of y[i][k]mul.d f16, f18, f16 # f16 = y[i][k] * z[k][j]add.d f4, f4, f4 # f4=x[i][j] + y[i][k]*z[k][j]addiu \$s2, \$s2, 1 # \$k k + 1 bne \$s2, \$t1, L3 # if (k != 32) go to L3 s.d f4, O(t2) # x[i][j] = f4addiu \$\$1, \$\$1, 1 # \$j = j + 1bne \$s1, \$t1, L2 # if (j != 32) go to L2 addiu \$s0, \$s0, 1 #\$i = i + 1 bne \$s0, \$t1, L1 # if (i != 32) go to L1

Accurate Arithmetic

- IEEE Std 754 specifies additional rounding control
 - Extra bits of precision (guard, round, sticky)
 - Choice of rounding modes
 - Allows programmer to fine-tune numerical behavior of a computation
- Not all FP units implement all options
 - Most programming languages and FP libraries just use defaults
- Trade-off between hardware complexity, performance, and market requirements

Right Shift and Division

- Left shift by i places multiplies an integer by 2ⁱ
- Right shift divides by 2ⁱ?
 - Only for unsigned integers
- For signed integers
 - Arithmetic right shift: replicate the sign bit
 - e.g., -5 / 4
 - \blacksquare 11111011₂ >> 2 = 111111110₂ = \blacksquare 2
 - Rounds toward -∞
 - c.f. $11111011_2 >>> 2 = 001111110_2 = +62$

Associativity

- Parallel programs may interleave operations in unexpected orders
 - Assumptions of associativity may fail

| | | (x+y)+z | x+(y+z) |
|---|-----------|----------|-----------|
| X | -1.50E+38 | | -1.50E+38 |
| у | 1.50E+38 | 0.00E+00 | |
| Z | 1.0 | 1.0 | 1.50E+38 |
| | | 1.00E+00 | 0.00E+00 |

 Need to validate parallel programs under varying degrees of parallelism

Who Cares About FP Accuracy?

- Important for scientific code
 - But for everyday consumer use?
 - "My bank balance is out by 0.0002¢!" ⊗
- The Intel Pentium FDIV bug
 - The market expects accuracy
 - See Colwell, The Pentium Chronicles

Concluding Remarks

- Bits have no inherent meaning
 - Interpretation depends on the instructions applied
- Computer representations of numbers
 - Finite range and precision
 - Need to account for this in programs

Concluding Remarks

- ISAs support arithmetic
 - Signed and unsigned integers
 - Floating-point approximation to reals
- Bounded range and precision
 - Operations can overflow and underflow
- MIPS ISA
 - Core instructions: 54 most frequently used
 - 100% of SPECINT, 97% of SPECFP
 - Other instructions: less frequent