## EE 2000 Logic Circuit Design Semester A 2024/25

## Tutorial 10


Q1. All the unused states are treated as don't care condition.


Q(t)	Q(t+1)	J	K		
0	0	0	X	7	
0	1	1	X		9
1	0	X	1	(6)	6
1	1	X	0		(4
JK Ex	citation	Tab	le	$\uparrow$	
				$\sim$	_ (
				(1)	
				(.	ر ک

P.S. N.		N.S.	N.S.		FFA		FB	FFC			
A	В	C	A	В	C	JA	KA	JB	KB	JC	KC
0	0	0	1	0	0	1	X	0	X	0	X
0	0	1	1	1	0	1	X	1	X	X	1
0	1	0	0	0	1	0	X	X	1	1	X
0	1	1	X	X	X	X	X	X	X	X	X
1	0	0	0	1	0	X	1	1	X	0	X
1	0	1	X	X	X	X	X	X	X	X	X
1	1	0	0	0	0	X	1	X	1	0	X
1	1	1	X	X	X	X	X	X	X	X	X

				В
ABC	JA KA	JB KB	JC KC	
000	1 ×	OX	OX	
100	×Ι	١x	o X	JA = B' $JB = A + C$ $JC = A'B$
010	OX	χI	١×	KA = KB = KC = 1 by inspection
001	ı x	1 ×	×Ι	KA = KB = KC = 1 3/ MS/ 1 = 13
110	XI	×Ι	OX	011 -> 000 101 -> 010 111 -> 000
d (A, 8	3,C) = E	(3,5,7	'>	(self-starting)

	P.S.		В'	1	A+C	1	A'C	1		NS	
A	В	C	JA	KA	JB	KB	JC	KC	A	В	C
0	1	1	0	1	1	1	1	10	0	0	0
1	0	1	1	1	1	1	0	1	0	1	0
1	1	1	0	1	1	1	0	1	0	0	0





Ing	outs	Internal signal	Output			
rst	clk	tmp	Q			
1	X	0000	0000			
0	0, 1, ↓	X	Q			
0	1	0000	1000			
0	1	1000	1100			
0	$\uparrow$	1100	1110			
0	<b>↑</b>	1110	1111			
0	<b>↑</b>	1111	0111			
0	<b>↑</b>	0111	0011			
0	<b>↑</b>	0011	0001			
0	<b>↑</b>	0001	0000			

- 4-bit Johnson Ring CounterPositive-edge triggeredAsynchronous active-high reset input