


**EE 2000 Logic Circuit Design**  
Semester A 2024/25

Tutorial 10

Q1. All the unused states are treated as don't care condition.

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


JK Excitation Table



P.S.			N.S.			FFA		FFB		FFC	
A	B	C	A	B	C	JA	KA	JB	KB	JC	KC
0	0	0	1	0	0	1	X	0	X	0	X
0	0	1	1	1	0	1	X	1	X	X	1
0	1	0	0	0	1	0	X	X	1	1	X
0	1	1	X	X	X	X	X	X	X	X	X
1	0	0	0	1	0	X	1	1	X	0	X
1	0	1	X	X	X	X	X	X	X	X	X
1	1	0	0	0	0	X	1	X	1	0	X
1	1	1	X	X	X	X	X	X	X	X	X

A B C	JA	KA	JB	KB	JC	KC
0 0 0	1	X	0	X	0	X
1 0 0	X	1	1	X	0	X
0 1 0	0	X	X	1	1	X
0 0 1	1	X	1	X	X	1
1 1 0	X	1	X	1	0	X

$$d(A,B,C) = \Sigma(3,5,7)$$



$JA = B'$        $JB = A + C$        $JC = A'B$   
 $KA = KB = KC = 1$  by inspection  
 $011 \rightarrow 000$      $101 \rightarrow 010$      $111 \rightarrow 000$   
 (self-starting)

P.S.			B'	1	A+C	1	A'C	1	NS		
A	B	C	JA	KA	JB	KB	JC	KC	A	B	C
0	1	1	0	1	1	1	1	10	0	0	0
1	0	1	1	1	1	1	0	1	0	1	0
1	1	1	0	1	1	1	0	1	0	0	0

Q2.

Binary up-down counter with enable E.

P.S		N.S		FF/MS	
AB	EX	AB	JA KA JB KB		
00	00	00	0 X 0 X		
00	01	00	0 X 0 X		
00	10	11	1 X 1 X		
00	11	01	0 X 1 X		
01	00	01	0 X X 0		
01	01	01	0 X X 0		
01	10	10	0 X X 1		
01	11	10	1 X X 1		
10	00	10	X 0 0 X		
10	01	10	X 0 0 X		
10	10	01	X 1 1 X		
10	11	11	X 0 1 X		
11	00	11	X 0 X 0		
11	01	11	X 0 X 0		
11	10	10	X 0 X 1		
11	11	00	X 1 X 1		

AB	00	01	11	10
00				1
01			1	
11	X	X	X	X
10	X	X	X	X

$$JA = (Bx + B'x')E$$

AB	00	01	11	10
00			1	1
01	X	X	X	X
11	X	X	X	X
10			1	1

$$JB = E$$


AB	00	01	11	10
00	X	X	X	X
01	X	X	X	X
11			1	
10				1

$$KA = (Bx + B'x')E$$

AB	00	01	11	10
00	X	X	X	X
01			1	1
11			1	1
10	X	X	X	X

$$KB = E$$

Q3



Q4

Inputs		Internal signal	Output
rst	clk	tmp	Q
1	X	0000	0000
0	0, 1, ↓	X	Q
0	↑	0000	1000
0	↑	1000	1100
0	↑	1100	1110
0	↑	1110	1111
0	↑	1111	0111
0	↑	0111	0011
0	↑	0011	0001
0	↑	0001	0000

- 4-bit Johnson Ring Counter
- Positive-edge triggered
- Asynchronous active-high reset input