


# EE2000 Logic Circuit Design

---

## Lecture 4- VHDL




# What will you learn?

- 4.1 What is Hardware Description Language (HDL)
- 4.2 Learn the VHDL Code Structure
- 4.3 Learn the VHDL Data Types
- 4.4 Learn the VHDL Operators
- 4.5 Learn the VHDL Syntax for Logic Circuits

# 4.1 Hardware Description Language

- Hardware Description Languages (HDLs) is a software programming language used to **describe a digital system**
- Behavioral description: The general function of the design at the **algorithmic level** without specifying physical components, gates, *etc.*
- Structural description: **Specific components, gates, and their interconnections** are associated with the design

# Modern Digital System Design Flow



State the desired behavior of the design

Design the system using HDL. The design is simulated to verify its functionality

Convert the design in HDL to gate-level connection

Map design to specific logic technology (physical components)

Arrange components to minimize area needed, wiring length and crossings


Final design is analyzed (gate and propagation delays, power consumption, etc.)

FPGA, ASIC, board-level, discrete parts

# VHDL


- Two popular HDLs (IEEE standard)
  - Verilog: [Verifying Logic](#)
  - VHDL: [Very High Speed Integrated Circuit HDL](#)
- In this lecture, we learn VHDL
- In the lab, we use Vivado design tool from Xilinx to design, simulate and synthesize the logic circuit/system
- A top-down design methodology: System is specified and tested using simulator; then refined to structural description and led to actual hardware implementation

## 4.2 VHDL Code Structure



- Like breaking down complicated circuits into various smaller circuits
- Each module describes a **smaller circuit**
- Modules are connected through **ports (inputs/outputs)** to form the final circuit

# VHDL Code Structure - Illustration



**Library declaration**

**Entity declaration**


**Architecture declaration**

**Library declaration:** IEEE Standard library, e.g., STD\_LOGIC\_1164 contains STD\_LOGIC types & related functions

**Entity declaration:** defines the input or output ports to the current module

**Architecture declaration:** describes the logic function of the corresponding entity

# VHDL Format and Synthax



Library  
declaration

```

library IEEE;           -- load to access a library
use IEEE.std_logic_1164.all;  -- use a package in the library
  
```

Entity  
declaration

```

entity logic_c is           -- define the name of the entity
    port (x1, x2, x3, x4, x5 : in bit;  -- inputs and data type
          f: out bit);                -- outputs and data type
end logic_c;
  
```

Architecture  
declaration

```

architecture behavior of logic_c is  -- define the architecture and
begin                                   -- specify the entity
    f <= ((x1 or x2) and                --define the logic operation
          (x3 and x4)) or x5);
end behavior;
  
```



# Entity Synthax

```
entity entity-name is  
    port (interface-signal-declaration);  
end entity-name;
```

Interface-signal-declaration

```
list-of-signals: mode data-type := initial value;
```

Example

```
port (A, B: in integer := 2; C, D: out bit );
```

- A and B are input signals of type integer that are initially set to 2
- C and D are output signals of type bit (default '0')

# Entity Synthax

**entity** `two_gates` **is**

**port** (`A, B`: **in** integer := 2; `C, D`: **out** bit );

**end** `two_gates`;

- Port name and entity name (identifiers)
  - may contain letters, numbers and underscore character (`_`)
  - Must start with a letter
  - Cannot end with underscore or use double underscores
- Mode: **in**, **out**, **inout**, **buffer** (output + feedback)
- VHDL is case **insensitive**!
  - `CLK <= A and B`
  - `Clk <= a AND b`

# Question

Which of the following identifier is illegal to be used as an entity name in VHDL?

- TwO\_gaTE
- 2\_gate
- T2-gate
- \_2gate
- AND

# Data Objects

**Data objects:** A container for data values; a place to store and retrieve data values

## **Constant:**

- Hold unchangeable values
- Can be declared anywhere that allows declaration
- Declaration syntax

**constant** **name**: **data\_type** := **initial value**;

e.g. **constant** **data\_bus**: **integer** := 4 ns;

# Data Objects

## Signal:

- Represent **wires** in schematics
- Declare in **port** of **entity** as inputs/outputs
- Declare in **architecture** before **begin** as internal signals
- Declaration synthax (without/with initial value)

**signal** **name**: **data\_type** := **initial value**;

e.g. **signal** **count**: **bit** := '1';

**signal** **count**: **bit**;


- Assignment synthax

**count** <= '0';

```
entity AA is  
  port (x1, x2, x3, x4, x5 : in bit;  
        f: out bit);  
end AA;
```

```
architecture AA of BB is  
  signal count: bit := '1';  
begin  
  count <= '0';  
end AA;
```

# Architecture declaration




Version 1

```
architecture behavior of logic_c is -- define the architecture
begin
    f <= ((x1 or x2) and          --define the logic operation
          (x3 and x4)) or x5);
end behavior;
```

Version 2

```
architecture behavior of logic_c is -- define the architecture
signal y1, y2, y3: bit;             -- declare internal signals
begin
    y1 <= x1 or x2;
    y2 <= x3 and x4;
    y3 <= y1 and y2;
    f <= y3 or x5;                   --define the logic operation
end behavior;
```

# 4.3 VHDL Data Types



Attributes attached to the data that help the VHDL compiler in understanding how to treat the data

# Standard Data Types

| Type      | Description   |
|-----------|---|
| Boolean   | FALSE or TRUE   |
| Bit       | 0 or 1  |
| Character | Any ASCII character   |
| Integer   | Integer in the range $-2^{31}$ to $+(2^{31} - 1)$                       |
| Natural   | Integer in the range 0 to $+(2^{31} - 1)$                               |
| Positive  | Integer in the range 1 to $+(2^{31} - 1)$                               |
| Real      | Floating-point number in the range $-1.0\text{E}38$ to $+1.0\text{E}38$ |
| Time      | An integer with units fs, ps, ns, us, ms, sec, min, or hr               |



# Bit & Bit Vector

Signal declaration synthax

**signal** *name*: *type*;

## Examples

**signal** *x1*: *bit*;

**signal** *y1*: *integer* := 1;

**signal** *z1*: *real* := 3.14159;

**signal** *x1*: *bit\_vector*(3 downto 0);

**signal** *x1*: *bit\_vector*(0 to 3);

**bit**: a bit object with value either '0' or '1'

**bit\_vector**: multi-bit data in an array of bit objects

# Bit Vector

**signal** **x1**: **bit\_vector(3 downto 0)**;

- Elements: x1(3), x1(2), x1(1), x1(0)
- x1(3) holds the most significant bit
- x1 <= "0101";
- x1(3) = '0', x1(2) = '1', x1(1) = '0', x1(0) = '1'

**signal** **x1**: **bit\_vector(0 to 3)**;

- Elements: x1(0), x1(1), x1(2), x1(3)
- x1(0) holds the most significant bit
- x1 <= "0101";
- x1(0) = '0', x1(1) = '1', x1(2) = '0', x1(3) = '1'

# Bit Vector Assignment Types

**signal** x: bit\_vector(3 **downto** 0) **:=** "0000";

- x **<=** "0101";
  - x(3) = '0', x(2) = '1', x(1) = '0', x(0) = '1'
- x(3) <= '1';
  - x(3) = '1', x(2) = '0', x(1) = '0', x(0) = '0'
- x <= (0 | 1 => '1', **others** => '0');
  - x(3) = '0', x(2) = '0', x(1) = '1', x(0) = '1'
- x <= (2 **downto** 0 => '1', **others** => '0');
  - x(3) = '0', x(2) = '1', x(1) = '1', x(0) = '1'

# Exercise

```
signal C: bit_vector (0 to 3);  
signal D: bit_vector (3 downto 0);  
signal A: bit_vector (7 downto 0);
```

```
C <= "1101";  
D <= C;  
A(6 downto 3) <= D;
```

Determine the stored value in the following bit object

```
C(0) =   C(1) =   C(2) =   C(3) =  
D(3) =   D(2) =   D(1) =   D(0) =  
A(6) =   A(5) =   A(4) =   A(3) =
```

# Array Data Type

## Bit Vector

- An array of bits
- **signal** str\_1: bit\_vector(0 to 3) := “0011”;

## String

- An array of character type elements
- **signal** str\_1: string(1 to 11) := “Welcome All”;

# Physical Data Type

- Physical type allows user to define **measurement units**, like length, time, pressure, capacity, etc.
- The only predefined physical type is **time**

**type time is range -2147483647 to 2147483647**

**units**

fs;

ps = 1000 fs;

ns = 1000 ps;

us = 1000 ns;

ms = 1000 us;

sec = 1000 ms;

min = 60 sec;

hr = 60 min;

**end units;**

**signal counter: time := 1 ns;**

**\* Note: Integer only**

# User Defined Physical Type

You can define your own physical type,

e.g. **type distance is range 0 to 1E7**  
**units**

um; -- micrometer

mm = 1000 um; -- millimeter

cm = 10 mm; -- centimeter

m = 100 cm; -- meter

inch = 25400 um;

**end units;**

**signal** dis1, dis2: distance;

Dis1 <= 28 mm;

Dis2 <= 2 inch – 1 mm;

# User Defined Enumerated Data Type

- Predefined Enumeration types

- **type** BOOLEAN is (FALSE, TRUE);

- **type** BIT is ('0', '1');

- Defined your own enumerated type,

e.g.

**type** colors is (RED, GREEN, BLUE);

**type** state is (S0, S1, S2, S4);

- Leftmost value is the least and is the default value.


e.g. **when** my\_color >= RED



# IEEE std\_logic\_1164 package

- Bit only provides two outputs '0' or '1'
- We might need more states, such as don't care, uninitialized, etc.

e.g.



Tri-State buffer: When Enable is "0", the circuit is disabled, High-impedance (High-Z) state

# IEEE std\_logic\_1164 package

| Type | Description  |
|------|--|
| U    | Uninitialized; Default value                       |
| X    | Unknown. Cannot determine as 1 or 0                |
| 0    | Logic 0  |
| 1    | Logic 1  |
| Z    | High Impedance (Tri-state buffer when not enabled) |
| W    | Weak signal, can't tell if it should be 0 or 1     |
| L    | Weak signal that should probably go to 0           |
| H    | Weak signal that should probably go to 1           |
| -    | Don't care   |

# std\_logic and std\_logic\_vector

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
signal x1: std_logic;
```


```
signal x2: std_logic;
```

```
signal x3: std_logic;
```

```
signal x4: std_logic;
```

```
signal x: std_logic_vector(0 to 3);
```

# VHDL Format and Synthax



Library  
declaration

```
library IEEE;                                -- load to access a library
use IEEE.std_logic_1164.all;                 -- Use a package in the library.
```

Entity  
declaration

```
entity logic_c is                             -- define the name of the entity
    port (x1, x2, x3, x4, x5 : in bit;        -- inputs and data type
          f: out bit);                       -- outputs and data type
end logic_c;
```

Architecture  
declaration

```
architecture behavior of logic_c is          -- define the architecture and
begin                                       -- specify the entity
    f <= ((x1 or x2) and                    --define the logic operation
          (x3 and x4)) or x5);
end behavior;
```

# Architecture

**Architecture declaration:** describes the logic function of the corresponding entity.

The most basic structure of an architecture


```
architecture arc_name of entity_name is  
begin  
    functional code  
end arc_name;
```

# 4.4 VHDL Operators

## Operators for BIT and BOOLEAN types

| Logical operation | Operator | Example        |
|-------------------|----------|----------------|
| AND               | AND      | Z <= A AND B;  |
| NAND              | NAND     | Z <= A NAND B; |
| NOR               | NOR      | Z <= A NOR B;  |
| NOT               | NOT      | Z <= NOT (A);  |
| OR                | OR       | Z <= A OR B;   |
| XNOR              | XNOR     | Z <= A XNOR B; |
| XOR               | XOR      | Z <= A XOR B;  |

# Example



**architecture Behavior of nand\_gate is  
begin**

```
f <= not (x1 and x2);
```

**end Behavior;**

Alternative:

```
f <= x1 nand x2;
```

# Concatenation Operator (&)

To combine two bits or bit vectors

e.g.

A1 = "0000"   A2 = "10"   A3 = '0'   A4 = '1'

A1 & A2 = "000010"

A1 & A3 = "00000"

A2 & A3 = "100"

etc...



# Arithmetic Operators

## Operators for numeric types

| Arithmetic operation         | Operator | Example                                      |
|------------------------------|----------|--|
| Addition                     | +        | <code>Z &lt;= A + B;</code>                  |
| Subtraction                  | -        | <code>Z &lt;= A - B;</code>                  |
| Multiplication               | *        | <code>Z &lt;= A * B;</code>                  |
| Division                     | /        | <code>Z &lt;= A / B;</code>                  |
| Exponentiating               | **       | <code>Z &lt;= 4 ** 2; (4<sup>2</sup>)</code> |
| Modulus                      | MOD      | <code>Z &lt;= A MOD B;</code>                |
| Remainder                    | REM      | <code>Z &lt;= A REM B;</code>                |
| Absolute value $ \pm A  = A$ | ABS      | <code>Z &lt;= ABS A;</code>                  |

# REM vs MOD (FYI)

## Remainder: Same as mathematical operation

5 rem 3 = 2 -- 5/3 remainder is 2

(-5) rem 3 = -2

5 rem (-3) = 2

(-5) rem (-3) = -2

$$\begin{array}{r} 1 \\ 3 \overline{) 5} \\ \underline{3} \\ 2 \end{array}$$

$$\begin{array}{r} -1 \\ 3 \overline{) -5} \\ \underline{-3} \\ -2 \end{array}$$

$$\begin{array}{r} -1 \\ -3 \overline{) 5} \\ \underline{3} \\ 2 \end{array}$$

$$\begin{array}{r} 1 \\ -3 \overline{) -5} \\ \underline{-3} \\ -2 \end{array}$$

# REM vs MOD (FYI)

## Modulus:

- (1)  $(A \bmod B)$  has the sign of  $B$
- (2)  $(A \bmod B)$  has an absolute value smaller than the absolute value of  $B$
- (3)  $(A \bmod B) = A - B * N$  with  $A$ ,  $B$  and  $N$  are integers

$$5 \bmod 3 = 2$$

$$-- 5 - (3 * 1) = 2$$

$$(-5) \bmod 3 = 1$$

$$-- -5 - (3 * -2) = 1$$

$$5 \bmod (-3) = -1$$

$$-- 5 - (-3 * -2) = -1$$


$$(-5) \bmod (-3) = -2$$

$$-- -5 - (-3 * 1) = -2$$

# REM vs MOD (FYI)


**Modulus: Think of a clock!**

- (1) For  $(A \bmod B)$ , A clock that count from 0 to  $\text{abs}(B)-1$
- (2)  $AB$  is pos  $\rightarrow$  clockwise for  $A$  steps starting from 0
- (3)  $AB$  is neg  $\rightarrow$  anticlockwise for  $A$  steps starting from 0
- (4) Sign of  $(A \bmod B)$  follows  $B$




$5 \bmod 3$

2




$-5 \bmod 3$

1



$5 \bmod -3$

-1



$-5 \bmod -3$

-2

# REM vs MOD (FYI)

Work out the following

$M \leq \text{index mod } 4;$

| Index | -9 | -8 | -7 | -6 | -5 | -4 | -3 | -2 | -1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|-------|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| M     | 3  | 0  | 1  | 2  | 3  | 0  | 1  | 2  | 3  | 0 | 1 | 2 | 3 | 0 | 1 | 2 | 3 | 0 | 1 |

$M \leq \text{index rem } 4;$

| Index | -9 | -8 | -7 | -6 | -5 | -4 | -3 | -2 | -1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|-------|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| M     | -1 | 0  | -3 | -2 | -1 | 0  | -3 | -2 | -1 | 0 | 1 | 2 | 3 | 0 | 1 | 2 | 3 | 0 | 1 |

# Relational Operators

| Relational operation     | Operator | Example          |
|--------------------------|----------|------------------|
| Equal to                 | =        | If (A = B) Then  |
| Not equal to             | /=       | If (A /= B) Then |
| Less than                | <        | If (A < B) Then  |
| Less than or equal to    | <=       | If (A <= B) Then |
| Greater than             | >        | If (A > B) Then  |
| Greater than or equal to | >=       | If (A >= B) Then |

Use for comparison

# Shift Operators (Logical)

| Shift operation        | Operator | Remark                              |
|------------------------|----------|-------------------------------------|
| Shift Left Logical     | sll      | Shift left and fill blank with 0    |
| Shift Right Logical    | srl      | Shift right and fill blank with 0   |
| Rotate Left Logical    | rol      | Circular operation                  |
| Rotate Right Logical   | ror      | Circular operation                  |
| Shift Left Arithmetic  | sla      | Shift left and fill blank with LSB  |
| Shift Right Arithmetic | sra      | Shift right and fill blank with MSB |

A1 = "1011"

1) A1 sll 1    -- 0110

2) A1 sll 3    -- 0110 then 1100 then 1000

3) A1 sll -3    -- A1 srl 3

# Shift Operators (Logical)

| Operator | Remark                              |
|----------|-------------------------------------|
| sll      | Shift left and fill blank with 0    |
| srl      | Shift right and fill blank with 0   |
| rol      | Circular operation                  |
| ror      | Circular operation                  |
| sla      | Shift left and fill blank with LSB  |
| sra      | Shift right and fill blank with MSB |

A1 = "1011"

1) A1 sll 1 -- 0110

2) A1 sll 3 -- 0110 then 1100 then 1000

3) A1 sll -3 -- A1 srl 3

4) A1 srl 3 -- 0101 then 0010 then 0001

5) A1 sla 3 -- 0111 then 1111 then 1111

6) A1 sra 3 -- 1101 then 1110 then 1111

7) A1 rol 3 -- 0111 then 1110 then 1101

8) A1 ror 3 -- 1101 then 1110 then 0111



# Precedence of VHDL Operators

| Precedence (High to Low) | Operators                |
|--------------------------|--------------------------|
| 1                        | ** abs NOT               |
| 2 Multiplying            | * / mod rem              |
| 3 Unary (Sign)           | + -                      |
| 4 Adding                 | + - &                    |
| 5 Shift                  | sll srl sla sra rol ror  |
| 6 Relational             | = /= < <= > >=           |
| 7 Logic                  | and or nand nor xor xnor |

- Operators in the same class are applied from left to right
- Parentheses change the order of precedence; and good coding style

# Exercise

Transform the following logic expression to VHDL code

1)  $f = ab' + a'b$

2)  $f = a(b' + a')b$


# Exercise

Transform the following logic expression to VHDL code

| Boolean  | VHDL Boolean |
|--|--------------|
| $Y = \overline{AB}$  |              |
| $Y = \overline{A + B}$   |              |
| $Y = A + BC$   |              |
| $Y = C\overline{X + D}$  |              |
| $Y = A\overline{B}C + \overline{A}\overline{B}C + \overline{A}B\overline{C}$ |              |


# 4.5 VHDL Synthax for Logic Circuits

- VHDL code describes the circuit **design with Boolean expressions**
- It is different from a computer program which is composed of a **sequence** of instructions for the CPU to execute
- VHDL Boolean expressions are statements only used for configuring the FPGA chip (no CPU to execute these statements )




# Concurrent vs Sequential Statements

- VHDL models **combinational circuit** using **concurrent statements**
- **Concurrent statements**: All statements written in the **architecture** body will be executed **concurrently** (not in sequence!)
- **Sequential statements**: Statements within a **process** in the architecture body are executed **sequentially** (will be discussed in **Lecture 8**)



# Example



Precedence order is NOT important for concurrent statements !!


```
sig1 <= (a and b);  
out1 <= (sig1 or c);  
out2 <= (not d);
```

=

```
out1 <= (sig1 or c);  
sig1 <= (a and b);  
out2 <= (not d);
```


# Exercise

Write your own VHDL statement to describe the logic circuit



# Example of Complete Module


```
library IEEE;  
use IEEE.std_logic_1164.all;  
  
entity logic_c is  
    port (x1, x2, x3, x4 : in bit;  
          f: out bit);  
end logic_c;  
  
architecture behavior of logic_c is  
    signal S1, S2 : bit;  
begin  
    S1 <= x1 OR x2;  
    S2 <= x3 AND x4;  
    F <= S1 XOR S2;  
end behavior;
```






# Exercise

Write your own VHDL statement to describe the logic circuit




# Information for Lab Session 1

To use the Vivado software to design specific logic functions and then program the Basys 3 (with FPGA AMD Artix 7) and validate the results




| Callout | Component Description          | Callout | Component Description           |
|---------|--------------------------------|---------|---------------------------------|
| 1       | Power good LED                 | 9       | FPGA configuration reset button |
| 2       | Pmod port(s)                   | 10      | Programming mode jumper         |
| 3       | Analog signal Pmod port (XADC) | 11      | USB host connector              |
| 4       | Four digit 7-segment display   | 12      | VGA connector                   |
| 5       | Slide switches (16)            | 13      | Shared UART/ JTAG USB port      |
| 6       | LEDs (16)                      | 14      | External power connector        |
| 7       | Pushbuttons (5)                | 15      | Power Switch                    |
| 8       | FPGA programming done LED      | 16      | Power Select Jumper             |



Typical FPGA layout

# Basys 3 – Device Interface

- Use switches as inputs and LED lights as outputs
- Lab Session 1: Use switch to control LED (Output = Input)



# Step 1: Design Source File (exp01.vhd)

- Design the logic function in this file (Page 12)

```
entity exp01 is
    Port (
        sw: IN BIT;    switch for input
        led: OUT BIT    led for output
    );
end exp01;

architecture Behavioral of exp01 is
begin
    -- Put your own code here
end Behavioral;
```

# Step 2: Simulation Testbench

- To check whether the VHDL perform as we expected
- Create a testbench file (exp01\_tb.vhd) (Page 13 to 15)
- Let us take a look at the codes on Page 14 – 15 Line by Line

```
entity exp01_tb is  
  
end exp01_tb;
```

No input or output!!! Because we are doing simulation no physical connections to any device

# Step 2: Simulation Testbench

architecture Behavioral of exp01\_tb is

-- component declaration

component exp01 is

Port (

sw: IN BIT;

led: OUT BIT

);

end component;

- In architecture, we first see the declaration of a component
- Component: Sub-module/circuit to be called
- In this simulation, we call the circuit that we want to test (exp01)
- And specify the inputs and outputs of the component

# Step 2: Simulation Testbench

```
-- signal declaration
```

```
signal sw: BIT;
```

```
signal led: BIT;
```

```
begin
```

```
exp01_inst: exp01
```

```
    port map (
```

```
        sw => sw,
```

```
        led => led
```

```
    );
```

- Then, we declare the internal signals that we use for the simulation (also a switch and an led)
- We map the component input sw to the internal signal sw
- and the component output led to the internal signal led

# Step 2: Simulation Testbench

```
simgen: process
```

```
begin
```

```
    sw <= '0';
```

```
    wait for 50ns;
```

```
    sw <= '1';
```

```
    wait for 100ns;
```

```
    sw <= '0';
```

```
    wait for 50ns;
```

```
end process;
```


```
end Behavioral;
```

- Begin the process (sequential statements)
- sw will be '0' for 50 ns
- and then change to '1' for 100 ns
- and then change back to '0' for 50 ns




# Step 2: Simulation Testbench

sw  
led



# Step 3: Synthesis and Implementation



- Transfer the VHDL codes to the wire connections and implement them onto the FPGA chip
- Tell the program which switch or LED to be used
- We choose switch SW0 with pin number V17
- And LED LD0 with pin number U16

# Step 3: Synthesis and Implementation

- Create a constrains file to assign them


```
set_property PACKAGE_PIN V17 [get_ports {sw}]  
set_property IOSTANDARD LVCMOS33 [get_ports {sw}]
```

```
set_property PACKAGE_PIN U16 [get_ports {led}]  
set_property IOSTANDARD LVCMOS33 [get_ports {led}]
```

- Then, we can run synthesis, implementation and generate the bitstream files

# Step 4: Configure the hardware

- Download the bitstream file to the FPGA and check the function



# Example of Verilog

- Design an inverter  $Y = \bar{A}$

```
module jinverter (y,a);  
    output y;  
    input a;  
  
    assign y=~a;  
  
endmodule
```



# **EE2000 Lab 1**

## Demo

# Attendance

Attendance: Attendance is ONLY taken in the first *15 mins* of lab session; *Late* will have *mark deduction* in the lab exercise

Also, a **75% laboratory attendance rate (3 sessions)** must be obtained to **PASS THE COURSE!!**

# Check Points

- Learn how to use the Basys 3;
- Learn how to use the Xilinx Vivado Software;
- Learn how to create a simple digital circuit design using VHDL;
- Learn how to program the Artix®-7 FPGA Chip on the Basys 3;
- Learn how to access the basic I/O components on the Basys 3.

**There are seven checkpoints in total.**

**For each checkpoint, please take notes/photos/screenshots for your report.**

**Please show Checkpoints 2 and 5 to the lab tutor or demonstrator for marking.**

**Remember to show your results at Checkpoints to Teaching Assistants for Marking!**



# Lab Report

## The Lab Report

Students must submit an individual lab report before Friday in Week 14 (to CANVAS). All reports should be typed using A4 paper size. Contents of the lab report should include:

### 1. Objectives:

State the purposes of each exercise and the achievements in this lab. Please do not copy the exact words from the lab handout.

### 2. Design

Describe your design with the circuit diagram. Explain the functionalities of each circuit. Please ensure all figures and tables are consistent, legible and well labelled.

### 3. Results and Discussions:

Report and describe what you have observed in the lab. Present your results in a clear and concise manner.

### 4. Conclusions:

In this section, you should attempt to answer the questions:

What did you learn from this lab?

What did you do wrong (or what went wrong)?

How could you have improved upon your design procedures? Were your results as expected, or did you find something unusual?

Try not to include information that you have included in previous sections. Present the significance of your results conceptually, if applicable.

**Remember to  
screenshot and save  
your files or results to  
the Cloud for Report!**

**All files will be deleted  
after logout**