SPECIFICATIONS

PXI-6552

100 MHz, 20-Channel PXI Digital Waveform Instrument

These specifications apply to the PXI-6552 with 1 MBit, 8 MBit, and 64 MBit of memory per channel.



Hot Surface If the PXI-6552 has been in use, it may exceed safe handling temperatures and cause burns. Allow the PXI-6552 to cool before removing it from the chassis.



Note All values were obtained using a 1 m cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.

Contents

Definitions	2
Conditions	2
Channels	2
Generation Channels	3
Acquisition Channels	
Hardware Comparison	4
Timing	5
Sample Clock	5
Generation Timing	
Acquisition Timing	
CLK IN	
STROBE	11
PXI STAR	
CLK OUT	
DDC CLK OUT	12
Reference Clock (PLL)	
Waveform	13
Memory and Scripting	
Triggers	
Events	16
Calibration	17
Software	17
Driver Software	17
Application Software	
NI Measurement Automation Explorer	17
Power	18



Physical Specifications	
I/O Connectors	
Environment.	19
Compliance and Certifications	19
Safety	
Electromagnetic Compatibility	20
CE Compliance	20
Online Product Certification	
Environmental Management	20

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

The following characteristic specifications describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- Nominal specifications describe an attribute that is based on design, conformance testing, or supplemental testing.

Conditions

Typical values are representative of an average unit operating at room temperature.

Channels

Data		
Number of channels	20	
Direction control	Per channel	
	Per cycle	
	Bidirectional	
Programmable Function Interface (F	PFI)	
Number of channels	4	
Direction control	Per channel	
Clock terminals		
Input	3	
Output	2	

Generation Channels

Channels	Data DDC CLK OUT PFI <03>
Signal type	Single-ended
Total programmable voltage levels ¹	1 voltage low level 1 voltage high level
Generation voltage features (into 1 $M\Omega$)	
Range	-2.0 V to 5.5 V
Range restrictions	
<50 MHz clock rate	-0.5 V to 5.5 V -2.0 V to 3.7 V
50 MHz to 100 MHz clock rate	-0.5 V to 3.7 V
Swing	
<50 MHz clock rate	400 mV to 6 V
50 MHz to 100 MHz clock rate	400 mV to 4.2 V
Level resolution	10 mV
DC generation accuracy	±20 mV (does not include system crosstalk)
Output impedance	
Magnitude	50 Ω (at 25 °C), nominal
Temperature coefficient	0.2 Ω/°C, typical
Maximum DC drive strength	
Per channel	±50 mA
All data, clock, and PFI channels	±600 mA
Data channel driver enable/disable control	Per channel Per cycle
Channel power-on state ²	Drivers disabled, 50 k Ω input impedance
Output protection	
Range	-2.0 V to 5.5 V
Duration	Indefinite

¹ For all data, CLK OUT (Sample clock only), and PFI channels: while you can only set one voltage low level and one voltage high level for all generation channels, you can set a different low voltage low level and voltage high level for all acquisition channels. You can also set the channels to the high-impedance state (tristate).

² For module assemblies C and later. Module assemblies A and B have an input impedance of $10 \text{ k}\Omega$.

Acquisition Channels

Channels	Data STROBE PFI <03>
Voltage comparators per channel	2
Total programmable thresholds ³	1 voltage low threshold 1 voltage high threshold
Voltage range	-2.0 V to 5.5 V
Voltage characteristics (10 k Ω input impedar	nce)
Minimum detectable swing ⁴	50 mV
Threshold resolution	10 mV
DC threshold accuracy ⁵	±30 mV
Input impedance ⁶	$50~\Omega$ nominal or $50~k\Omega$ (default)
Input protection range ⁷	-2.3 V to 6.8 V
Hardware Comparison	
Error FIFO depth	4,094
Number of repeated errors	255
Speed	100 MHz, maximum

While you can set only one voltage low level and one voltage high level for all acquisition channels, you can set a different voltage low level and voltage high level for all generation channels. You can also set the channels to a high-impedance state (tristate).

⁴ Measured with 50% duty cycle input signal.

⁵ Does not include system crosstalk.

⁶ Software-selectable per channel when powered on and within valid range. For module assembly revisions C and later. Module assemblies A and B have an input impedance of 50 Ω nominal or or 10 kΩ (default).

⁷ Diode clamps in the design may provide additional protection outside the specified range.

Timing

Sample Clock


Sources	 On Board clock (internal voltage-controlled crystal oscillator [VCXO] with divider) CLK IN (SMB jack connector) PXI_STAR (PXI backplane) STROBE (DDC connector; acquisition only)
Frequency range	
On Board clock	48 Hz to 50 MHz, Configurable to 200 MHz/ N ; where $2 \le N \le 4,194,304$
CLK IN	20 kHz to 50 MHz
PXI_STAR	48 Hz to 50 MHz
STROBE	48 Hz to 50 MHz
Relative delay adjustment	
Range	0.0 to 1.0 Sample clock periods
Resolution	10 ps
Exported Sample clock	
Destinations ⁹	 DDC CLK OUT (DDC connector), CLK OUT (SMB jack connector)
Delay (δ_C), for clock frequencies ≥ 25 M	ИНZ
Range	0.0 to 1.0 Sample clock periods
Resolution	1/256 of Sample clock period
Jitter, using On Board clock	
Period	20 ps _{rms} , typical
Cycle-to-cycle	35 ps _{rms} , typical

You can apply a delay or phase adjustment to the On Board clock to align multiple devices.
 Sample clocks with sources other than STROBE can be exported.

Generation Timing

Channels	Data DDC CLK OUT PFI <03>
Data channel-to-channel skew	±300 ps, typical ±900 ps, maximum
Maximum data channel toggle rate	25 MHz
Data format	Non-return to zero (NRZ)
Data position modes	Sample clock rising edge Sample clock falling edge Delay from Sample clock rising edge
Generation data delay (δ_G), for clock frequence	ies ≥25 MHz
Range	0.0 to 1.0 Sample clock periods
Resolution	1/256 of Sample clock period

Figure 1. Eye Diagram






Note This eye diagram was captured on DIO 0 (100 MHz clock rate) at 3.3 V at room temperature into 50 Ω termination.

2.25 ns
2.25 ns
acitance
2.75 ns
2.75 ns
Software-selectable: 0 ns or 2.5 ns (default)
32.5 ns, typical

 $^{^{10}~~20\%}$ to 80%, typical.



 t_{SCDDC} = Time Delay from Sample Clock (Internal) to DDC Connector Exported Sample Clock

 $0 \le \delta_C \le 1$: Exported Sample Clock Delay (Fraction of t_P)

 $0 \le \delta_G \le 1$: Pattern Generation Data Delay (Fraction of t_P)

 $t_p = \frac{1}{r}$ = Period of Sample Clock

t_{CO} = Exported Sample Clock Offset

 t_{CPD} = Exported Sample Clock to Selectable PFI Offset (LVDS)


t_{CPS} = Exported Sample Clock to Selectable PFI Offset (LVCMOS)

Acquisition Timing

Channels	Data
	STROBE
	PFI <03>
Channel-to-channel skew	±400 ps, typical ±900 ps, maximum
Data position modes, per channel	Sample clock rising edge Sample clock falling edge Delay from Sample clock rising edge

Minimum detectable pulse width ¹¹	4 ns
Setup and hold times	
To STROBE ¹²	
Setup time (t _{SUS})	2.3 ns, maximum
Hold time (t _{HS})	1.9 ns, maximum
To Sample clock ¹³	
Setup time (t _{SUSC})	0.4 ns
Hold time (t _{HSC})	0 ns
Time delay from DDC connector data to internal Sample clock (t _{DDCSC})	27.5 ns, typical
Acquisition data delay (δ_A), for clock frequencies \geq 25 MHz	
Range	0.0 to 1.0 Sample clock periods
Resolution	1/256 of Sample clock period

Figure 3. Acquisition Timing Diagram Using STROBE as the Sample Clock






Note Provided setup and hold times account for maximum channel-to-channel skew and jitter.

¹¹ Required at both acquisition voltage thresholds.

¹² Includes maximum data channel-to-channel skew.

 $^{^{13}}$ Does not include data channel-to-channel skew, $t_{\rm DDCSC}$, or $t_{\rm SCDDC}$.

Figure 4. Acquisition Timing Diagram with Sample Clock Sources Other than STROBE



 $t_{\mbox{\scriptsize DDCSC}}$: Time Delay from DDC Connector to Internal Sample Clock

 $0 \le \delta_A \le 1$: Acquisition Data Delay (fraction of t P)

= Period of Sample Clock

 t_{SUSC} = Set-Up Time to Sample Clock

 t_{HSC} = Hold Time to Sample Clock

CLK IN

Connector	SMB jack
Direction	Input
Destinations	 Reference clock for the phase-locked loop (PLL) Sample clock
Input coupling	AC
Input protection	±10 VDC
Input impedance	Software-selectable: 50 Ω (default) or 1 $k\Omega$

Minimum detectable pulse width ¹⁴	4 ns
Clock requirements	Free-running (continuous) clock

As Sample Clock

Table 1. External Sample Clock Range

Voltage Range (V _{pk} -	Sine Wave	Square Wave	
pk)	Frequency Range	Frequency Range	Duty Cycle
0.65 to 5.0	5.5 MHz to 50 MHz	20 kHz to 50 MHz	f <50 MHz: 25% to 75% f≥50 MHz: 40% to 60%
1.0 to 5.0	3.5 MHz to 50 MHz	_	_
2.0 to 5.0	1.8 MHz to 50 MHz	_	_

As Reference Clock

Frequency range	$10 \text{ MHz} \pm 50 \text{ ppm}$
Voltage range	$0.65~\mathrm{V_{pk-pk}}$ to $5.0~\mathrm{V_{pk-pk}}$
Duty cycle	25% to 75%

STROBE

Connector	DDC
Direction	Input
Destinations	Sample clock (acquisition only)
Frequency range	48 Hz to 50 MHz
Duty cycle range ¹⁵	
<i>f</i> ≤50 MHz	25% to 75%
f >50 MHz	40% to 60%
Minimum detectable pulse width ¹⁶	4 ns
Voltage thresholds	Refer to <i>Acquisition Timing</i> in the <i>Timing</i> section.

Required at V_{rms} mean.
 At the programmed thresholds.
 Required at both acquisition voltage thresholds.

Clock requirements	Free-running (continuous) clock
Input impedance ¹⁷	Software-selectable: 50 Ω or 50 $k\Omega$ (default)

PXI_STAR

Connector	PXI backplane
Direction	Input
Destinations	1. Sample clock
	2. Start trigger
	3. Reference trigger (acquisition sessions only)
	4. Advance trigger (acquisition sessions only)
	5. Pause trigger (generation sessions only)
	6. Script trigger <03> (generation sessions only)
Frequency range	48 Hz to 50 MHz
Clock requirements	Free-running (continuous) clock

CLK OUT

Connector	SMB jack
Direction	Output
Sources	 Sample clock (excluding STROBE) Reference clock (PLL)
Output impedance	50 Ω , nominal
As Sample clock	
Electrical characteristics	Refer to <i>Generation Channels</i> in the <i>Channels</i> section.
As Reference clock	
Maximum drive current	24 mA
Logic type	3.3 V CMOS

DDC CLK OUT

Connector	DDC
Direction	Output

 $^{^{17}~}$ For module assemblies C and later. Module assemblies A and B have an input impedance of 50 Ω or 10 $k\Omega$ (default).

Source ¹⁸	Sample clock
Electrical characteristics	Refer to <i>Generation Timing</i> in the <i>Timing</i> section.
Reference Clock (PLL)	
Sources ¹⁹	 PXI_CLK10 (PXI backplane) CLK IN (SMB jack connector) None (On Board clock not locked to a reference)
Destination	CLK OUT (SMB jack connector)
Lock time	400 ms, typical
Frequencies	10 MHz ±50 ppm
Duty cycle range	25% to 75%

Waveform

Memory and Scripting

Memory architecture	The PXI-6552 uses Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of script instructions, maximum number of script instructions, maximum number of waveforms in memory, and number of samples (S) available for waveform storage are flexible and user defined.
Onboard memory size ²⁰	
1 Mbit/channel	
Acquisition	1 Mbit/channel (4 MBytes total)
Generation	1 Mbit/channel (4 MBytes total)
8 Mbit/channel	
Acquisition	8 Mbit/channel (32 MBytes total)
Generation	8 Mbit/channel (32 MBytes total)

¹⁸ STROBE cannot be routed to DDC CLK OUT.

¹⁹ The source provides the reference frequency for the PLL.

²⁰ Maximum limit for generation sessions assumes no scripting instructions.

64 Mbit/channel

Acquisition	64 Mbit/channel (256 MBytes total)
Generation	64 Mbit/channel (256 MBytes total)
Generation	
Single waveform mode	Generates a single waveform once, <i>n</i> times, or continuously.
Scripted mode ²¹	Generates a simple or complex sequence of waveforms.
Finite repeat count	1 to 16,777,216
Waveform quantum	Waveform must be an integer multiple of 2 S (samples). ²²

Table 2. Generation Minimum Waveform Size, Samples (S)²³

Configuration	Sample Rate	
	100 MHz	50 MHz
Single waveform	2 S	2 S
Continuous waveform	32 S	16 S
Stepped sequence	128 S	64 S
Burst sequence	512 S	256 S

Acquisition		
Minimum record size ²⁴	1 S	
Record quantum	1 record	
Total records	2,147,483,647, maximum	
Total pre-Reference trigger samples	0 up to full record	
Total post-Reference trigger samples	0 up to full record	
Total post-Kelefelice trigger samples	o up to full record	

²¹ Use scripts to describe the waveforms to be generated, the order in which the waveforms are generated, how many times the waveforms are generated, and how the device responds to Script triggers.

²² Regardless of waveform size, NI-HSDIO allocates waveforms into block sizes of 32 S of physical memory.

 $^{^{23}}$ Sample rate dependent. Increasing sample rate increases minimum waveform size.

²⁴ Regardless of waveform size, NI-HSDIO allocates at least 128 bytes for a record.

Triggers

Trigger Types	Sessions	Edge Detection	Level Detection
1. Start	Acquisition and generation	Rising or falling	_
2. Pause	Acquisition and generation	_	High or low
3. Script <03>	Generation	Rising or falling	High or low
4. Reference	Acquisition	Rising or falling	_
5. Advance	Acquisition	Rising or falling	_

Sources	 PFI 0 (SMB jack connector) PFI <13> (DDC connector) PXI_TRIG <07> (PXI backplane) PXI_STAR (PXI backplane) Pattern match (acquisition sessions only) Software (user function call) Disabled (do not wait for a trigger)
Destinations ²⁵	PFI 0 (SMB jack connector) PFI <13> (DDC connector) PXI_TRIG <06> (PXI backplane)
Minimum required trigger pulse width	
Generation	30 ns
Acquisition	Acquisition triggers must meet setup and hold time requirements.

Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported for acquisition sessions.

Table 3. Trigger Rearm Time

Туре	Typical	Maximum
Start to Reference	57 S	64 S
Start to Advance	138 S	143 S
Reference to Reference	132 S	153 S

Delay from Pause trigger to Pause state ²⁶	
Generation sessions	32 Sample clock periods + 150 ns
Acquisition sessions	Data synchronous
Delay from trigger to digital data output	32 Sample clock periods + 160 ns

Events

Types	Sessions
1. Marker <03>	Generation
2. Data Active	Generation
3. Ready for Start	Acquisition and generation
4. Ready for Advance	Acquisition
5. End of Record	Acquisition
6. Sample Error	Hardware comparison
7. Delayed Data Active	Hardware comparison
Destinations ²⁷	1. PFI 0 (SMB jack connector) 2. PFI <13> (DDC connector) 3. PXI_TRIG <07> (PXI backplane)
Marker time resolution (placement)	Markers must be placed at an integer multiple of 2 S (samples).

²⁶ Use the Data Active event during generation to determine when the PXI-6552 enters the Pause state

²⁷ Except for the Data Active event, each event can be routed to any destination. The Data Active event can be routed only to the PFI channels.

Calibration

Interval for external calibration	2 years
Warm-up time	15 minutes
Onboard calibration voltage reference	
Temperature coefficient	±5 ppm/°C
Long-term stability	90 ppm/ \sqrt{kHr} , typical
On Board clock characteristics (valid or	nly when PLL reference source is set to None)
Frequency accuracy	±100 ppm, typical
Temperature stability	±30 ppm, typical
Aging	±5 ppm first year, typical

Software

Driver Software

Driver support for this device was first available in NI-HSDIO 1.0.

NI-HSDIO is an IVI-compliant driver that allows you to configure, control, and calibrate the PXI-6552. NI-HSDIO provides application programming interfaces for many development environments

Application Software

NI-HSDIO provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindowsTM/CVITM
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

NI Measurement Automation Explorer

NI Measurement Automation Explorer (MAX) provides interactive configuration and test tools for the PXI-6552 MAX is included on the NI-HSDIO media

Power

VDC	Current, Typical	Current, Maximum
+3.3 V	2.0 A	2.0 A
+5 V	1.8 A	2.3 A
+12 V	0.3 A	0.5 A
-12 V	0.2 A	0.2 A

Total power 21.6 W, typical 26.5 W, typical

Physical Specifications

Dimensions	Single 3U, CompactPCI slot; PXI compatible, $18.6~\text{cm} \times 13.1~\text{cm}$
Weight	375 g (13.2 oz)

I/O Connectors

Label	Connector Type	Description
CLK IN		External Sample clock, external PLL reference input
PFI 0	SMB jack	Events, triggers
CLK OUT		Exported Sample clock, exported Reference clock
DIGITAL DATA & CONTROL	68-pin VHDCI connector	Digital data channels, exported Sample clock, STROBE, events, triggers

Environment



Note To ensure that the PXI-6552 cools effectively, follow the guidelines in the Maintain Forced Air Cooling Note to Users included with the PXI-6552 or available at *ni.com/manuals*. The PXI-6552 is intended for indoor use only.

Operating temperature	0 °C to 55 °C in all NI PXI chassis except the following: 0 °C to 45 °C when installed in an NI PXI-1000B or NI PXI-101x chassis
Operating relative humidity	10 to 90% relative humidity, noncondensing (meets IEC 60068-2-56)
Storage temperature	-20 °C to 70 °C
Storage relative humidity	5 to 95% relative humidity, noncondensing (meets IEC 60068-2-56)
Operating shock	30 g, half-sine, 11 ms pulse (meets IEC 60068-2-27; test profile developed in accordance with MIL-PRF-28800F)
Operating vibration	5 Hz to 500 Hz, 0.31 g _{rms} (meets IEC 60068-2-64)
Storage shock	50 g, half-sine, 11 ms pulse (meets IEC 60068-2-27; test profile developed in accordance with MIL-PRF-28800F)
Storage vibration	5 Hz to 500 Hz, 2.46 g _{rms} (meets IEC 60068-2-64; test profile exceeds requirements of MIL-PRF-28800F, Class B)
Altitude	0 to 2,000 m above sea level (at 25 °C ambient temperature)
Pollution degree	2

Compliance and Certifications

Safety

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1



Note For UL and other safety certifications, refer to the product label or the Online Product Certification section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note For EMC declarations, certifications, and additional information, refer to the Online Product Certification section.

To meet EMC compliance, the following cautions apply:



Caution The SHC68-C68-D4 shielded cables must be used when operating the PXI-6552.



Caution EMC filler panels must be installed in all empty chassis slots.

CE Compliance (€

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/ certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)

EU Customers At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.

电子信息产品污染控制管理办法(中国 RoHS)

(A) 中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物 质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs china。 (For information about China RoHS compliance, go to ni.com/environment/rohs china.)

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents .txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.