

# CLAMPER

A clamper is an electronic circuit that changes the DC level of a signal to the desired level without changing the shape of the input signal.

## Types of clamper $\Rightarrow$

- It's of 3 types :-
- Positive
  - Negative
  - Biased

\* The clamper is otherwise known as level shifter or DC restorer.

## Steps to solve clamper circuit $\Rightarrow$

$\hookrightarrow$  Start the analysis by considering the input half-cycle which makes the diode forward biased.


$\hookrightarrow$  During that half, capacitor will store its maximum charge. Then calculate capacitor voltage ( $V_c$ ) and output voltage ( $V_o$ ).

$\hookrightarrow$  During another half, diode is reverse biased (open). Hence, capacitor will try to discharge the previously stored charge to the other component.

$\hookrightarrow$  The <sup>output</sup> voltage should be equal to input voltage.

a) Positive clamper  $\Rightarrow$  it shifts the input signal towards the positive side one upward.

$\hookrightarrow$  circuit consists of a diode, a resistor and a capacitor.



(Positive clamper)

By applying the loop eqn in i/p side,


$$-V_{in} + V_C + V_D = 0$$

$$\Rightarrow V_C = V_{in} \quad (\text{if } V_D = 0)$$

ideal diode is used


By applying loop eqn in o/p side,

$$-V_D - V_o = 0 \Rightarrow [V_o = V_D = 0] \rightarrow \text{for -ve half.}$$



(a)

During +ve half-cycle, Diode is reverse biased.  
Hence signal appears at the output as shown in fig (b).



(b)

Input current directly flows towards the output.

By applying loop eqn,

$$V_{in} + V_C - V_o = 0$$


$$\Rightarrow V_{in} + V_{in} = V_o$$

$$\Rightarrow [V_o = 2V_{in}] \rightarrow \text{for +ve half}$$

for sine & Δ wave,  
Baseline = +ve half  $V_o$  + negative half  $V_o$


for this

$$= \frac{2V_{in}}{2} = V_{in}$$



## b) Negative clapper

It shifts the waveform to negative side.



$$V_{in} - V_C - V_D = 0$$



$$\Rightarrow [V_{in} = V_C]$$

$$V_D - V_0 = 0 \Rightarrow [V_0 = V_D = 0]$$

During +ve half cycle, Diode is forward biased.

and hence the signal appears at the output.


During +ve half cycle, diode is forward biased.



→ Diode does not allow current through it. The charge stored in capacitor is discharged.

$$-V_{in} - V_C - V_0 = 0 \Rightarrow V_0 = -V_{in} + V_C \\ = -V_{in} + V_{in}$$

$$[V_0 = -2V_{in}]$$



Base line =

$$\frac{0 - 2V_{in}}{2} \\ = -V_{in}$$

### Applications:-

↳ Used as dc restorer

↳ as voltage multipliers

↳ for protection of amplifier

↳ used as base-line stabilizer