C:/altera/90/modelsim_ase/examples/fulladder1.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
entity fulladder is
port(A,B,C : in std logic; sum, carry :out std logic);
end fulladder;
-- Architecture definition
architecture fulladderLogic of fulladder is
component halfadder
port(A,B : in std logic; sum, carry :out std logic);
end component;
component orgate 1
port (A,B : in std logic; Y :out std logic);
 end component;
 signal s1,s2,s3 : std logic;
begin
u1: halfadder port map(A,B,s1,s2);
u2: halfadder port map(s1,C,sum,s3);
u3: orgate 1 port map(s3,s2,carry);
end fulladderLogic;
```