C:/altera/90/modelsim_ase/examples/mul_2.vhd

```
Library ieee;
use ieee.std logic 1164.all;
entity mul 2 is
port( A,B: in std_logic_vector(1 downto 0);
p: out std logic vector(3 downto 0)
);
end mul 2;
architecture arc mul 2 of mul 2 is
component halfadder
port( A,B: in std logic;
sum, carry: out std logic);
End component;
component And 2
port(A,B: in std logic;
Y: out std logic);
End component;
signal s1, s2, s3,c1 : std logic;
begin
U0: And 2 port map(A(0), B(0), p(0));
U1: And 2 port map(A(1), B(0), s1);
U2: And \overline{2} port map(A(0),B(1), s2);
U3: halfadder port map(s1, s2, p(1), c1);
U5: And 2 port map(A(1), B(1), s3);
U6: halfadder port map(s3,c1,p(2),p(3));
end arc_mul_2;
```