C:/altera/90/modelsim_ase/examples/half_sub.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
entity half_sub is
port(A,B : in std_logic; D,BO :out std_logic);
end half sub;
-- Architecture definition
architecture half_subLogic of half_sub is
component xor_1
port(A,B: in std logic; Y:out std logic);
end component;
component and 1
port(A,B : in std logic; Y :out std logic);
 end component;
 component not 1
   port(A : in std_logic;
    Y: out std_logic);
end component;
signal s: std logic;
begin
ul: xor 1 port map(A,B,D);
u2: not_1 port map(A,s);
u3: and_1 port map(s,B,BO);
end half_subLogic;
```