C:/altera/90/modelsim\_ase/examples/kesh\_decoder1.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
entity kesh decod1 is
port(
       A: in std logic;
       B: in std_logic;
       D0, D1, D2, \overline{D3}: out std_logic);
end kesh decod1;
-- Architecture definition
architecture keshav decod Logic of kesh decod1 is
component not 1
 port(A: in std logic; Y:out std logic);
 end component;
 component And_2
 port(A,B : in std logic; Y :out std logic);
 end component;
 signal s0,s1:std logic;
 begin
 ul: not 1 port map(A,s0);
 u2: not 1 port map(B, s1);
u3: And 2 port map(s0,s1,D0);

u4: And 2 port map(s0,B,D1);

u5: And 2 port map(A,s1,D2);

u6: And 2 port map(A,B,D3);
end keshav decod Logic;
```