C:/altera/90/modelsim_ase/examples/mux4_1.vhd

```
library ieee;
use ieee.std logic 1164.all;
 entity mux4_1 is
   port(
     A,B,C,D: in std_logic;
     s0,s1: in std_logic;
     z: out std_logic);
   end mux4_1;
architecture mux4 1 logic of mux4 1 is
component mux_1
port(
     A,B: in std logic;
     S: in std logic;
     Y: out st\overline{d} logic);
   end component;
  signal temp1,temp2 : std logic;
begin
  u1: mux 1 port map(A,B,s0,temp1);
u2: mux_1 port map(C,D,s0,temp2);
u3: mux_1 port map(temp1,temp2,s1,z);
end mux4_1_logic;
```