C:/altera/90/modelsim_ase/examples/mux_1.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
entity mux 1 is
 port(
 S,A,B : in std logic;
 Y : out std_logic);
end mux 1;
-- Architecture definition
architecture muxLogic of mux 1 is
component not 1
port(A : in std logic; Y:out std logic);
 end component;
 component orgate 1
 port (A,B: in std logic; Y:out std logic);
 end component;
 {\tt component \ and \ 1}
 port(A,B : in std logic; Y :out std logic);
 end component;
 signal s1,s2,s3 : std logic;
 begin
u1: not_1 port map(S,s1);
u2: and_1 port map(s1,A,s2);
u3: and_1 port map(B,S,s3);
 u4: orgate 1 port map(s3,s2,Y);
end muxLogic;
```