```
library IEEE;
use IEEE.std_logic_1164.all;
entity halfadder is
port(A,B : in std_logic; sum,carry :out std_logic);
end halfadder;
-- Architecture definition
architecture halfadderLogic of halfadder is
component Xor 1
  port(A,B : in std logic; Y :out std logic);
 end component;
 component And 1
  port(A,B : in std_logic; Y :out std_logic);
 end component;
begin
ul: Xor 1 port map(A,B,sum);
u2: And 1 port map(A,B,carry);
end halfadderLogic;
```