C:/altera/90/modelsim_ase/examples/BPA4.vhd

```
Library ieee;
use ieee.std logic 1164.all;
entity BPA4 \overline{i}s
port( A,B: in std_logic_vector(3 downto 0);
sum: out std_logic_vector(3 downto 0);
Cin : in std_logic;
Cout: out st\overline{d} logic);
end BPA4;
architecture arc BPA4 of BPA4 is
component fulladder
port( a,b,c: in std logic;
sum, carry: out std logic);
End component;
signal c1, c2, c3 : std logic;
begin
U0: fulladder port map(A(0), B(0), Cin, sum(0),c1);
U1: fulladder port map(A(1),B(1), c1, sum(1),c2);
U2: fulladder port map(A(2),B(2), c2, sum(2),c2);
U3: fulladder port map(A(3),B(3), c3, sum(3),Cout);
end arc_BPA4;
```