```
E:/filles/And_2.vhd
library IEEE;
use IEEE.std logic 1164.all;
-- Entity declaration
entity And_2 is
   end And 2;
-- Architecture definition
architecture andLogic of And_2 is
begin
   Y <= A AND B;
end andLogic;
```