C:/altera/90/modelsim_ase/examples/fullsub.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
entity fullsub is
port(A,B,Bin : in std logic; Dout,Bout :out std logic);
end fullsub;
-- Architecture definition
architecture fullsubLogic of fullsub is
component halfsub
port(A,B : in std logic; D,BO :out std logic);
end component;
component orgate 1
port (A,B : in std logic; Y :out std logic);
 end component;
 signal s1,s2,s3 : std logic;
begin
u1: halfsub port map(A,B,s1,s2);
u2: halfsub port map(s1,Bin,Dout,s3);
u3: orgate 1 port map(s3,s2,Bout);
end fullsubLogic;
```