EE 618 (ZELE) CMOS Analog VLSI Design ENDSEM

Date: 22rd November 2023 Duration: 3 Hours

Max. Marks: 64

ACADEMIC HONESTY POLICY—IIT BOMBAY (https://www.iitb.ac.in/newacadhome/rules.isp)
Copying in exams has serious consequences.

Do not communicate with other students during exams. Do not carry unauthorized material during exams. Do not make changes in valued answer books. Do not communicate with others during toilet breaks during exams.

Design a Butterworth low-pass filter to meet the following specifications using the	
tables/charts provided. Ripple Bandwidth = 28.28 MHz, Stopband frequency =282.8 MHz Stopband Attenuation = 50 dB	[23]
a) Using Table/Graph provided, identify the order of filter.	[1]
b) Draw RLC prototype of the filter with correctly scaled LC values annotated to meet	T 70
the specifications above. Use the element values from Table 5.2 provided.	[2]
(block diagram) based filter	
schematic. Show intermediate steps.	[4]
Draw a schematic of G _m -C integrator using differential pair and ideal current sources. Using a symbol for G _m -C integrator (with multiple inputs and single ended output), dra complete filter schematic. Label polarities and node names.	200
	[4]
Assuming G _m = 0.177 mS, find out the values of all required capacitors. Draw schematic diagram for parasitic insensitive switched-capacitor integrator. Make	[2]
sure polarities and clock phases are properly annotated.	[2]
g) Use the integrator from (f) in (c) to construct a switched-capacitor filter schematic. Als	0
annotate the clocking scheme for filter.	[4]
h) Choose clock frequency. Justify your choice.	[1]
 For all Switched-capacitor integrators, C_u = 0.25pF (input capacitor). Calculate values 	3
of C ₁ (feedback capacitors) of all integrators.	[3]
Q2. In Fig. 1, all transistors are in saturation such that	


Q2. In Fig. 1, all transistors are in saturation such that $g_{m1} = g_{m2}$, $g_{m3} = g_{m4}$, $g_{m5} = g_{m6}$. Derive the small signal output impedance and the voltage gain expressions in terms of g_{m1} , g_{m3} and g_{m5} . [4]


a) Find small signal output impedance and

voltage gain for $(W/L)_{4,3} = 1.2 (W/L)_{5,6}$. Simplify in terms of g_{m1} and g_{m5} only. [2]

 b) Comment on the output impedance obtained in the above case. [1]


Hint - Use half circuit method by looking at either of the output nodes. Ignore ro of all the transistors.





Ob Calculate $V_{out}(\varphi)$ - $V_{out}(\overline{\varphi})$ in following cases: (Show detailed intermediate steps)

- a) The Opamp is ideal.
- b) Opamp with offset voltage Vos.
- c) Op Amp with finite gain A_{OL}. Derive the expression in terms of A_{OL}. (Ignore offset voltage).



[3]

[2]

[2]

[3]

$$\frac{V_0}{V_4 - V_-} = A_0 L$$

[1]





Fig. 4

Q7. As a layout designer, you are required to match the input differential pair NMOS transistors sized 7.2 µm / 45 nm each. Maximum finger width should be 0.5µm. Draw layout of the differential pair with common-centroid configuration. Annotate drain and source connections. Label width, length, and number of fingers for each unit transistor.







Fig 5.1. Magnitude characteristics of Butterworth filters: (a) Passband attenuation, (b) Stopband attenuation






Table 5.2. Element values for the Butterworth filter circuit