
Lecture- 3



If the during is complicated, it makes some to start awariting the transvar at a higher level of abstraction (i.e. System vorilog (SV) of Bluespie System verilog etc intrad of tDL).

The "during architect" (ones of with an architecture of the awign. To "comple "A 6-stage fifelind

tround with RISC-ISA with 32-bit original" Incarce ter will explore all possible combinations of duign to Oftherize bared on the specifications (Ex. Fart fround (CLK orate) or low-power fround)


* Arrestectural Synthesis converts SV (ode to HDL Codes.

* Benifit: - Faster during time & Verification @ SV level means bugs are caught up-front

* Disadvartage - The synthesis tool might introduce additional hardware while conventing to HDL

=) oftimizations might be limited.

* Durign Can be directly started C HDL level of abstraction (always the care for smaller fully oftenized durigns)



* Logic Synther: s Converts HTDL (vol. to got (recl circuit of RTL (Register transfer level). This during will only he built wring GATES, Flep FLOPS, AMPERS, MULTETITETS, MEMORY etc

* Logic ryntheris is forformed using a ryntheris tool
This tool must be aware of what basic alls are
available to build a gate level circuit from the
HDL Code There basic alls are placed in an
"IP Library"

* Them IP librarious will have GATES, FLEP FLOTS, ANDERS, MYNOTHING Etz

* The Synthesis tool will insert them basic cells to output an RTL built using Library

* . . A library needs to be developed before we start the chip durign process.

* A Netlist us a textual representation of a circuit/dugm

A Simple Example:


module myckt (

whet A, B, CLK,


outhut Y,

where C,


HDL Code (in Verilog)



- I The first half of the Course will deal with developing an "IP library" to be used in the Digital Durign flow.
- * To to ther, we must start with the basic CMOS gate -> An inventor.
- * To understand an involver, we need to understand Mus ofwarfun at a "digital disignoris" level (not at a device engineer level)



* Notice that the two PMUS devices have different "BUK (B)" Connection



** Notice that the "BULK (B)" Connection is common/should same for all NMOS devices and cannot be different due to a shared f-substack. This is true in a "BUK technology":

* To have sufferate access to NMOS have use need to have "TRIPLE WELL TROKESS"


i'c A "N-well" on a p-substrak -> A 7-well inside this N-well well 1

Another N-well inside this P-well C

Jutal 3 well (Tropit was)

well 3


- * with 'TRIPLE WELL TROKESS" every NMOS bulk is refaratly Controllable
 However this browns is not refferted in all Bulk CMOS technology &
 might with move.
- * In an FD-SoI technology, this is automatically taken (are (please there the video on Moodle)



* Grate Noltage (w.r.t Source) Vas Drain Voltage (w.r.t Source) Vpp

with VD8=0, we start invuoling the gate Voltage

→ As Var, hold are refelled from under the gate, due to this refultion, a depletion origion is treated (i.e origion depleted of all charges)



Region depleted of all charges due to finite Va (ize holes are rigidled)


when the Vas Voltage Y7 (thruhold Voltage) of the MOSFET, the

- when the Vas Voltage Y7 (thruhold Voltage) of the MOSFET, the nurface charge (= 2 of (Form: potential, of), all holes are depleted off and a small invariantal Vos will ruck-in electrons from the rourle-side to form a thin layor of channel [Source is not doped & connected to ground, a vish source of electrons 163 | GO (168 = 12) · Vas Y, the NMOSFET is OFF & Yous - Y, the MOSFET just turns on by c- from source D- substrate. * Since Yos = 0 , no current. But, channel is formed. * Now with 1/63 > 1/7, we start increasing Vos Potential difference across Vpg. & with the channel formed already (4,5-4,), e- will flow from S to D . a ID (drain current from D to 3) = + - | Tp b- substrate. * As Vos T, the current also increases linearly (ohn's law), once Vos>VT At the surface of channel (along the channel), all Voltages are @ VGs-V7 * Now, if we repeat the experiment with a higher Vas-Y7 ("c Yas 1 further) more channel charges are found an channel can hardle higher wount (lower swistance) V603 > V602 > V601 > V7 .: For Vas > V7, default of value of Vas, the Mus acts like a orwinds. and the drain whent is given by

oxide Cafactane for area

In = Mn () ((6,7 - Y) Vpg - Yps / 2

width & length of MUS. Delign parameters.



+ on + on + on n+


- substrate.

+ As his is increased further, the revolve hiard p-n junction (Dran-Bulk) depletion rugion
width increases.

* Near the drain, the field is more controlled by Drain Voltage VD

* The channel surface is at Yas-Y7 and when Yos= Yas-Y7, the junction of gate & drain are just enough to keep the channel near the drain.

At the junction, the channel just finder-off




corne p- substrate.

Vos > V69-V7

* As Vos of further, find-off Mifts left In this phase, there us no move defendance of Ip on Yos. The Current is limited by the Electric field in the deflection sugion. (: of Velocity Saturation of Charges)

* Elevanic field, E = Y

As ET adoing of charge T For E>Emax the Velocity dos hot-Invade further.



.: Current, I_D in Jahurahan Jugian = $\frac{1}{2} \mu_n G_{0x} \frac{\omega}{L} \left[Y_{0y} + Y_T \right]^2$

Current, In in raturation sugar = 1/2 Marcox W [Vor V7] C.C To is independent of yos




In summary: For an NMOS

- a) Vas < V7 : OFF (aces like an OFF surta)
- b) VG > VT
 - L> (i) Vns < VGs- V7 :


In = Mar(0x 4 (6x-4) 48 - 42

(11) Vps > Vas -47

To = M(0x W (V60-47)



* Point to note: - To d (160- 17) => 90 the To-165 conve the wange in Current is quadratic (not limate) wint Vos



* Another point to be noted.


In in Saturation, Ind 4

with pinch-off, efficiency the 'L' I Pinch. Off point is a function of You -. L is a function of Yog. (IC as Yog 7, L) => In 1)

.: There us an increase in current, as Yos 7 [channel-largth Modulation]

. we fit an enfinical model to capture this

ID = 1/2 Mm (ox U [/65 - 47] 2 [1+ 2 /05]



* At lower technology nodes, 'L' is significantly lower.

. The horizontal Electric field (from Drain - Source direction)

E = 1/2 L is very small for lower technology nodes

-> E 177

. . At lower nodes, $E>E_{max}$ for a smaller V , compared to another process with higher technology hode (large minimum L)

. . For short channel MOSFETA, the current is limited by Velocity saturation, much before finch off (ce for VDS < VGT - 47, Velocity saturation occurs since Liss small)

