EE 618 (ZELE)

CMOS Analog VLSI Design: Question Bank

Note: Use the following wherever not specified explicitly, V_{DD} = 3V, V_{Tn} = 0.7 V and V_{Tp} = -0.8 V. Neglect body effect. Assume low frequency small signal model whenever required.

1. For the CS Amplifier in Figure 1 with diode connected load, find the $V_{\text{in,max}}$ (in V). Given $V_{\text{DD}} = 1.8 \text{ V}$, $gm_1 = gm_2$, $V_{\text{IN}} = V_{\text{OUT}} = 0.6 \text{ V}$, $V_{\text{TN}} = |V_{\text{TP}}| = 0.4 \text{ V}$.




Figure 1

2. Given that M1 and M2 are in saturation, if the voltage at node Y is increased by a small value ΔV , then find the change in the voltage at node X.




Figure 2

3. Assuming all the transistors are in a saturation, find a small signal voltage gain for the following circuit:




Figure 4

4. Assuming all transistors are in a saturation, find a small signal voltage gain for the following circuits:

