
Lecture-5


Recall the NMOS & PMOS I-V curve from the provious lecture.

* For the Enventor Circuit shown below,




* To transform the I-V curve of both NMOS & PMOS to a common GXIS (i.e IzVS V6 instant of Vos)
Obstance the following:

. The I-V cure for the Inventor will be:-



X Jo determine the operating origins of the 9-verter, we need to see when the J-V of the PMOS & NMOS intersect (i.e finding solution for $f_i(v) = f_i(v)$)




=> The solution is Vo = VnD


* From this I-Y curve, we also notice that NMDS is in Cut off and DMDS is in linear region.


* We can also prove this from the conditions


$$\frac{PMOS}{V_{SG_{p}}} = V_{DD} > |V_{Tp}| = 0.0N$$

$$L_{3} \qquad V_{SD_{p}} > V_{SC_{p}} = |V_{Tp}| \text{ for Saturation}$$










* From this I-V curve, we also notice that props is in cut off and NHOS is in linear tragion.


* We can also prove this from the conditions

 $\frac{Pmos}{V_{SC,P}} = O < IV_{TP}$

* Bared on Care-I & Care-I ; we can draw the inverter transfer curve (1/2 1/5 1/6)




* As we invuole V_{Σ} till V_{TN} , the NMOS will stay in Cut- Off & PMOS in linears (s.m. lot to care-I)




* Symmetrically, as Ve is reduced from You to Vnp- 1/2p), the Phos will stay in cut-off & NMOS will be in linear rugion (similar to care IT) YO NOFF N: LINEAR POFF * The transfer curve will go from Vo= VnD to 0 as Vz gos from 0 to VnD. In the brown, it will intersect a line Vz = Vo (ie straight line with slope = 1) N: OFT P: LINEAR VI = Vo line (Alohe) + At the intervalion point, VI = Vo = Vn. Lets Consider this as Care III Care III . VI = V = VM When V1 = V = Vn :-J * Both Phos & Nhos are ON & the two MOSFETS are in ratuation (as shown in the left four) The intersection point and the solution is Vo=YM Vos > Vas-You for saturation VSD > VSG - IVADI for rationation Vm-0 > Vm-0 - VTN 1/20 - Nn Z 1/20 - Vn - 1/201 VM > Vm -V7N (JVu.) Vm & Vm + IVTp / (Jrue) ... NIMOS is in saturation . Phos is in raturation Case IV. Y > YN & VI < YM. When $V_2 = V_{T_0} + \Delta$ - (D is small intromental Voltage) Vas Vint D-VnD YERM = YIN+D > YTY. VSGNP = VND-YTN-D > IVTP)


(ON)

(on)





* Final transfer Curve of an Inventor is -



* As 4 changes from 0 to Vois 7 NHOS transitions from OFF -> SATURATION -> LINGAR

PMOS transitions from LINGAR -> SATURATION -> OFF

VOD

VOD

* Lets try to evaluate Vy (i.e the Voltage @ which V_ = Vo)

* Recall that in last III (VI = Vo = Vn), both NMOS & Phos are in saturation

$$\frac{1}{J}_{NMNS,SAT} = \frac{1}{J}_{N,PNOS,SAT} \left(\frac{3g_{N}\delta^{1}}{g} \frac{1}{J} \frac{1}$$

Define $\delta = \sqrt{\frac{\kappa_p}{\kappa_N}}$ $V_M - V_{7N} = \sqrt{\frac{\kappa_p}{\kappa_N}} - V_M - |V_{7p}|$

$$V_{M} \begin{bmatrix} 1+3 \end{bmatrix} = 3 \begin{bmatrix} V_{ND} - |V_{TP}| \end{bmatrix} + V_{TN}$$

$$V_{M} = \frac{V_{TN} + 3 [V_{ND} - |V_{TP}|]}{1+7}$$

* V_{pq} (also called "Switching Voltge" of "Jrip-point Voltage" of an Involter) is at function of V_{TN} , $|V_{TP}|$, |

+ The only during parameter (available for duringers) is $\left(\frac{\omega}{L}\right)_{N}$ $\left(\frac{\omega}{L}\right)_{N}$

* (only or the special case where YTN = NTP | and 7 = 1

VM = VTN + Vnp - YTN = Ynp/2

 $V_{M} = \frac{V_{TN} + V_{DD} - V_{TN}}{1} = \frac{V_{DD}/2}{1}$

i.e for a excelly symmetric inventor (switching voltage Vn = Vno/2) = 1 AND Yn=1xp)

$$\beta=1$$
 => $K_n=K_p$ => $M_n(\omega/L)_{NI}=M_p(\omega/L)_p$

$$\frac{(\omega/L)_p}{(\omega/L)_N}=\frac{M_n}{M_p}.$$


For same TMOS & NIMOS channel length [wouldy Lmin]

$$\frac{\omega_p}{\omega_N} = \frac{\mu_p}{\mu_p}$$

i.e the vation of PMOS to NMOS width = ratio of elichon to hide mobilities,

- * Typically Un = f. up & f = 2 or 2.5 8 3.
- Note that if $V_{TN} \neq |V_{TP}|$ (which is usually the case), $W_{P/N} \neq \frac{U_n}{V_p}$ for $V_n = V_{TN}/2$


* Lets go back to the transfer curve of the inverter




* The inventor's function is so operate as a digital switching logic without amplying Noise. Amplifying hoise can change the l-gic level at the outful



- * For faithful operation, we need to define Noise margors of the inventor (tax & trin injects)
- * Before Point (A) on the transfer curve, the magnitude of the slope is either 0 or <1 => No amplification haffens (: Stope (overshoods to gain)
- * After Point (on the transfer curve, the magnitude of the slope is either 0 on <1 =) No amplification haffens (: slope (overhoods to gain)





- * VI blow VIL are not amplified, VI above VIH are not amplified.
- * In region B) the Invertor is aching as an amplifier with maximum gain
 [Both PMOS & NMOS in the saturation Region] -> For analog designers
- * We define Noise margin high (NM) & Noise Margin Low (NM2)

Iranient characteristics of the Inventor:

* Let's define propagation delay as the time taken for the output to stead 50/ of the maximum

Ly tp. Hi -> propagation delay when olf gots from high to low

tp. Hi -> propagation delay when olf gots from low to high

* when $V_{\rm I}=0$, PMOS is OIV & the equivalent Grant es

 $V_o = V_{\underline{T}} \left(1 - e^{-tl_{Rc}} \right)$ For $t = t_{P,LH}$, $0.5V_{\underline{T}} = V_{\underline{T}} \left(1 - c \right)$

=) tp.14 = 0.69 Ron, C.

* Recall that the PMOS gors OFF -> SATURATION -> LINEAR rugion Muning the time short in raturation rugion is vory small (for first-hand penfapor calculations),

* Similarly for NM08;
$$t_{p,HL} = 0.69R_{DN,N}$$
 C
$$R_{DN,N} = \frac{1}{\mu_{n}(\omega_{n}(Y_{pp} - Y_{TN}))}$$

$$\begin{array}{cccc}
\vdots & 0 \cdot 69 R_{ON,P} \cdot \mathcal{L} &= 0 \cdot 69 R_{ON,N} \mathcal{L} \\
-) & \mathcal{U}_{n} \cdot (o \times \left(\frac{1}{L}\right) \left[V_{np} - (V_{\tau p})\right] &= \mathcal{U}_{p} \cdot (o \times \left(\frac{1}{L}\right) \left[V_{np} - V_{\tau_{N}}\right] \\
& \left(\frac{K_{p}}{K_{N}}\right)^{2} \left[V_{np} - (V_{\tau p})\right] &= V_{np} - V_{\tau_{N}} \\
& \frac{3^{2} \left[V_{np} - [V_{\tau p}]\right] &= V_{np} - V_{\tau_{N}} \cdot (V_{\tau_{N}})
\end{array}$$

* (and than (1) above is true provided $V_{TN} = N_{TP} | & g = 1$ [one of the easiest (and thins)]

This is the same (and than we got for $V_M = V_{TN}/2$ [1]

* We define tribe-time (tr) & fall-time (tf) as 26/ to 80./ Vnp time & Vice vorta

* Under the same concept, if toth & tome symmetric to be to will also be symmetric 11

Provided
$$V_{TN} = |V_{TP}|$$
, if by durign $\vartheta = 1$ (i.e. $\frac{U_P}{W_N} = \frac{U_N}{\mu p}$), we get
(i) $V_M = V_{NN}/2$ $V_{NN} = V_{NN}/2$ V_{NN}

a Static Characteristics.

(b) Dynamic Characteristics.

(iii) to & to (Rise & fall time)

* To durign a hymnebric Inventor, i.e (Vm = Yno/2 tp.u = tp.u)

ty = tq

if $V_{TN} = |V_{TP}|$, For a given minimum length (Lmin), $\frac{W_P}{W_N} = \frac{U_N}{U_P}$

- -> This will be the starting point for your simulations.
- -> In a process Durgn Kit (PDK), VTN 7 NTP)

 => To achieve hymnetric Conditions Wp, who must be tuned.