

# EE671: VLSI DESIGN

## SPRING 2024/25

LAXMEESHA SOMAPPA  
DEPARTMENT OF ELECTRICAL ENGINEERING  
IIT BOMBAY  
[laxmeesha@ee.iitb.ac.in](mailto:laxmeesha@ee.iitb.ac.in)



# LECTURE – 30

## LOGICAL EFFORT

# GENERALIZING FOR MULTI GATE PATHS

## □ Summary:

Term	Stage	Path
number of stages	1	$N$
logical effort	$g$	$G = \prod g_i$
electrical effort	$h = \frac{C_{\text{out}}}{C_{\text{in}}}$	$H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$
branching effort	$b = \frac{C_{\text{on-path}} + C_{\text{off-path}}}{C_{\text{on-path}}}$	$B = \prod b_i$
effort	$f = gh$	$F = GBH$
delay	$d = f + p$	$D = \sum d_i = D_F + P$
effort delay	$f$	$D_F = \sum f_i$
parasitic delay	$p$	$P = \sum p_i$



# GENERALIZING FOR MULTI GATE PATHS


□ Method/algorithm to size the path:

<b>Step-1</b>	<b>Compute the path effort</b>	<b><math>F = GBH</math></b>
<b>Step-2</b>	<b>If N is already chosen, proceed to step-3. If N is not given, the first estimate of N is calculated: (log base-4 since we saw that optimality is usually <math>f_{opt} = 3.6</math>)</b>	<b><math>N = \log_4 F</math></b>
<b>Step-3</b>	<b>Determine the optimal stage effort</b>	<b><math>f_{opt} = \sqrt[N]{F}</math></b>
<b>Step-4</b>	<b>Find individual gate caps (start from the output side)</b>	<b><math>C_{in} = \frac{g C_{out}}{f_{opt}}</math></b>
<b>Step-5</b>	<b>Based on input cap, obtain the gate strength</b>	
<b>Step-6</b>	<b>Estimate optimal delay – go back to Step-3 and iterate “N”</b>	<b><math>D = P + NF^{\frac{1}{N}}</math></b>



# GENERALIZING FOR MULTI GATE PATHS

- ❑ Example-3: An address decoder for memory
- ❑ Need to design a 4 to 16 decoder
- ❑ Assume address (A) and the complement are available
- ❑ Decoder specifications:
  - ❑ 16 word memory
  - ❑ Each word is 32 bits (4 bytes)
  - ❑ Each bit represents a load of 3-unit sized MOS
  - ❑ Each addr input can max drive 10-unit sized MOS
- ❑ Questions:
  - ❑ How many stages of gates required?
  - ❑ What will be the size of each gate?
  - ❑ What is the optimal decoder delay?



# GENERALIZING FOR MULTI GATE PATHS

□ Decoder truth table:

A[3]	A[2]	A[1]	A[0]	WL[15]	WL[14]	WL[13]	WL[12]	WL[11]	WL[10]	WL[9]	WL[8]	WL[7]	WL[6]	WL[5]	WL[4]	WL[3]	WL[2]	WL[1]	WL[0]
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



# GENERALIZING FOR MULTI GATE PATHS

$$WL[0] = \overline{A[3] + A[2] + A[1] + A[0]}$$

$$WL[1] = \overline{A[3] + A[2] + A[1] + \overline{A[0]}}$$

$$WL[2] = \overline{A[3] + A[2] + \overline{A[1]} + A[0]}$$

$$WL[3] = \overline{A[3] + A[2] + \overline{A[1]} + \overline{A[0]}}$$

$$WL[4] = \overline{A[3] + \overline{A[2]} + A[1] + A[0]}$$

$$WL[5] = \overline{A[3] + \overline{A[2]} + A[1] + \overline{A[0]}}$$

$$WL[6] = \overline{A[3] + \overline{A[2]} + \overline{A[1]} + A[0]}$$

$$WL[7] = \overline{A[3] + \overline{A[2]} + \overline{A[1]} + \overline{A[0]}}$$

$$WL[8] = \overline{\overline{A[3]} + A[2] + A[1] + A[0]}$$

$$WL[9] = \overline{\overline{A[3]} + A[2] + A[1] + \overline{A[0]}}$$

$$WL[10] = \overline{\overline{A[3]} + A[2] + \overline{A[1]} + A[0]}$$

$$WL[11] = \overline{\overline{A[3]} + A[2] + \overline{A[1]} + \overline{A[0]}}$$

$$WL[12] = \overline{\overline{A[3]} + \overline{A[2]} + A[1] + A[0]}$$

$$WL[13] = \overline{\overline{A[3]} + \overline{A[2]} + A[1] + \overline{A[0]}}$$

$$WL[14] = \overline{\overline{A[3]} + \overline{A[2]} + \overline{A[1]} + A[0]}$$

$$WL[15] = \overline{\overline{A[3]} + \overline{A[2]} + \overline{A[1]} + \overline{A[0]}}$$



# GENERALIZING FOR MULTI GATE PATHS

- ❑ Assuming  $A[i]$  and  $\overline{A[i]}$  are available, observe the following:
  - ❑  $A[3]$  and  $\overline{A[3]}$  have 8 connections
  - ❑  $A[2]$  and  $\overline{A[2]}$  have 8 connections
  - ❑  $A[1]$  and  $\overline{A[1]}$  have 8 connections
  - ❑  $A[0]$  and  $\overline{A[0]}$  have 8 connections
  
- ❑ Next question:
  - ❑ What are the different ways of implementing the logic? (using only NAND, NOR and INV)





# GENERALIZING FOR MULTI GATE PATHS

□ Decoder truth table (with  $\overline{A[i]}$ ):

$\overline{A[3]}$	$\overline{A[2]}$	$\overline{A[1]}$	$\overline{A[0]}$	WL[15]	WL[14]	WL[13]	WL[12]	WL[11]	WL[10]	WL[9]	WL[8]	WL[7]	WL[6]	WL[5]	WL[4]	WL[3]	WL[2]	WL[1]	WL[0]
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



# GENERALIZING FOR MULTI GATE PATHS

$$WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]}$$

$$WL[1] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot A[0]$$

$$WL[2] = \overline{A[3]} \cdot \overline{A[2]} \cdot A[1] \cdot \overline{A[0]}$$

$$WL[3] = \overline{A[3]} \cdot \overline{A[2]} \cdot A[1] \cdot A[0]$$

$$WL[4] = \overline{A[3]} \cdot A[2] \cdot \overline{A[1]} \cdot \overline{A[0]}$$

$$WL[5] = \overline{A[3]} \cdot A[2] \cdot \overline{A[1]} \cdot A[0]$$

$$WL[6] = \overline{A[3]} \cdot A[2] \cdot A[1] \cdot \overline{A[0]}$$

$$WL[7] = \overline{A[3]} \cdot A[2] \cdot A[1] \cdot A[0]$$

$$WL[8] = A[3] \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]}$$

$$WL[9] = A[3] \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot A[0]$$

$$WL[10] = A[3] \cdot \overline{A[2]} \cdot A[1] \cdot \overline{A[0]}$$

$$WL[11] = A[3] \cdot \overline{A[2]} \cdot A[1] \cdot A[0]$$

$$WL[12] = A[3] \cdot A[2] \cdot \overline{A[1]} \cdot \overline{A[0]}$$

$$WL[13] = A[3] \cdot A[2] \cdot \overline{A[1]} \cdot A[0]$$

$$WL[14] = A[3] \cdot A[2] \cdot A[1] \cdot \overline{A[0]}$$

$$WL[15] = A[3] \cdot A[2] \cdot A[1] \cdot A[0]$$



# GENERALIZING FOR MULTI GATE PATHS

$$WL[0] = \overline{A[3] + A[2] + A[1] + A[0]}$$

$$WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]}$$

□ With  $N = 2$  (two stages of gates)

$$1. \quad WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]} \quad \equiv \quad 4\text{AND} \quad \equiv \quad 4\text{NAND} \rightarrow \text{INV}$$

$$2. \quad WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]} \quad \equiv \quad \text{INV} \rightarrow 4\text{NOR}$$

$$3. \quad WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]} \quad \equiv \quad 2\text{NAND} \rightarrow 2\text{NOR}$$



# GENERALIZING FOR MULTI GATE PATHS

$$WL[0] = \overline{A[3] + A[2] + A[1] + A[0]}$$

$$WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]}$$

□ With  $N = 3$  (three stages of gates)

1.  $WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]} \quad \equiv \text{INV} \rightarrow 4\text{NAND} \rightarrow \text{INV}$

# GENERALIZING FOR MULTI GATE PATHS

$$WL[0] = \overline{A[3] \cdot A[2] \cdot A[1] \cdot A[0]}$$

□ With  $N = 4$

1.  $WL[0] = \overline{A[3]} \cdot \overline{A[2]} \cdot \overline{A[1]} \cdot \overline{A[0]} \equiv 4\text{NAND} \rightarrow \text{INV} \rightarrow \text{INV} \rightarrow \text{INV}$
2.  $WL[0] = \overline{(A[3] \cdot A[2]) + (A[1] \cdot A[0])} \equiv 2\text{NAND} \rightarrow 2\text{NOR} \rightarrow \text{INV} \rightarrow \text{INV}$
3.  $WL[0] = \overline{(A[3] \cdot A[2]) + (A[1] \cdot A[0])} \equiv 2\text{NAND} \rightarrow \text{INV} \rightarrow 2\text{NAND} \rightarrow \text{INV}$



# GENERALIZING FOR MULTI GATE PATHS

□ Let us find the delay for these cases:

□  $N = 2$

A.  $4\text{NAND} \rightarrow \text{INV}$

B.  $\text{INV} \rightarrow 4\text{NOR}$

C.  $2\text{NAND} \rightarrow 2\text{NOR}$

□  $N = 3$

A.  $\text{INV} \rightarrow 4\text{NAND} \rightarrow \text{INV}$

□  $N = 4$

A.  $4\text{NAND} \rightarrow \text{INV} \rightarrow \text{INV} \rightarrow \text{INV}$

B.  $2\text{NAND} \rightarrow 2\text{NOR} \rightarrow \text{INV} \rightarrow \text{INV}$

C.  $2\text{NAND} \rightarrow \text{INV} \rightarrow 2\text{NAND} \rightarrow \text{INV}$

□ Decoder specifications:

□ 16 word memory

□ Each word is 32 bits (4 bytes)

□ Each bit represents a load of 3-unit sized MOS


□ Each A input can max drive 10-unit sized MOS



# GENERALIZING FOR MULTI GATE PATHS


## □ Decoder specifications:

- 16 word memory
- Each word is 32 bits (4 bytes)
- Each bit represents a load of 3-unit sized MOS
- Each A input can max drive 10-unit sized MOS



# GENERALIZING FOR MULTI GATE PATHS

- ❑ Load on each wordline =  $3 \times 32 = 96$
- ❑ Input cap = 10
- ❑  $H = 96/10$
- ❑  $B = 8$





# GENERALIZING FOR MULTI GATE PATHS

❑ 4NAND  $\rightarrow$  INV

❑  $H = 9.6, B = 8$

❑  $G = (6/3) * 1 = 2$

❑  $F = GBH = 153.6$

❑  $f_{\text{opt}} = \sqrt[2]{153.6} = 12.36$

❑  $P = 4 + 1 = 5$

❑  $D = 5 + 2*(12.36) = 29.73$

❑ INV  $\rightarrow$  4NOR

❑  $H = 9.6, B = 8$

❑  $G = (9/3) * 1 = 3$

❑  $F = GBH = 230.4$

❑  $f_{\text{opt}} = \sqrt[2]{230.4} = 15.17$

❑  $P = 1 + 4 = 5$

❑  $D = 5 + 2*(15.17) = 35.35$



# GENERALIZING FOR MULTI GATE PATHS

□ 4NAND  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = (6/3) * 1 = 2$

□  $F = GBH = 153.6$

□  $f_{\text{opt}} = \sqrt[2]{153.6} = 12.36$

□  $P = 4 + 1 = 5$

□  $D = 5 + 2*(12.36) = 29.73$

□ 2NAND  $\rightarrow$  2NOR

□  $H = 9.6, B = 8$

□  $G = (4/3) * (5/3) = 20/9$

□  $F = GBH = 170.7$

□  $f_{\text{opt}} = \sqrt[2]{153.6} = 13.06$

□  $P = 2 + 2 = 4$

□  $D = 4 + 2*(13.06) = 30.12$



# GENERALIZING FOR MULTI GATE PATHS

□ 4NAND  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = (6/3) * 1 = 2$

□  $F = GBH = 153.6$

□  $f_{opt} = \sqrt[2]{153.6} = 12.36$

□  $P = 4 + 1 = 5$

□  $D = 5 + 2*(12.36) = 29.73$

□ INV  $\rightarrow$  4NAND  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = 1 * (6/3) * 1 = 2$

□  $F = GBH = 153.6$

□  $f_{opt} = \sqrt[3]{153.6} = 5.35$

□  $P = 1 + 4 + 1 = 6$

□  $D = 6 + 3*(5.35) = 22.06$



# GENERALIZING FOR MULTI GATE PATHS

□ INV  $\rightarrow$  4NAND  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = 1 * (6/3) * 1 = 2$

□  $F = GBH = 153.6$

□  $f_{\text{opt}} = \sqrt[3]{153.6} = 5.35$

□  $P = 1 + 4 + 1 = 6$

□  $D = 6 + 3 * (5.35) = 22.06$

□ 4NAND  $\rightarrow$  INV  $\rightarrow$  INV  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = (6/3) * 1 * 1 * 1 = 2$

□  $F = GBH = 153.6$

□  $f_{\text{opt}} = \sqrt[4]{153.6} = 3.52$

□  $P = 4 + 1 + 1 + 1 = 7$

□  $D = 7 + 4 * (3.52) = 21.08$



# GENERALIZING FOR MULTI GATE PATHS

□ 4NAND  $\rightarrow$  INV  $\rightarrow$  INV  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = (6/3) * 1 * 1 * 1 = 2$

□  $F = GBH = 153.6$

□  $f_{\text{opt}} = \sqrt[4]{153.6} = 3.52$

□  $P = 4 + 1 + 1 + 1 = 7$

□  $D = 7 + 4*(3.52) = 21.08$

□ 2NAND  $\rightarrow$  2NOR  $\rightarrow$  INV  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = (4/3) * (5/3) * 1 * 1 = 20/9$

□  $F = GBH = 170.7$

□  $f_{\text{opt}} = \sqrt[4]{170.7} = 3.61$

□  $P = 2 + 2 + 1 + 1 = 6$

□  $D = 6 + 4*(3.61) = 20.45$



# GENERALIZING FOR MULTI GATE PATHS

□ 2NAND  $\rightarrow$  2NOR  $\rightarrow$  INV  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = (4/3) * (5/3) * 1 * 1 = 20/9$

□  $F = GBH = 170.7$

□  $f_{\text{opt}} = \sqrt[4]{170.7} = 3.61$

□  $P = 2 + 2 + 1 + 1 = 6$

□  $D = 6 + 4*(3.61) = 20.45$

□ 2NAND  $\rightarrow$  INV  $\rightarrow$  2NAND  $\rightarrow$  INV

□  $H = 9.6, B = 8$

□  $G = (4/3) * 1 * (4/3) * 1 = 16/9$

□  $F = GBH = 136.5$

□  $f_{\text{opt}} = \sqrt[4]{136.5} = 3.41$

□  $P = 2 + 1 + 2 + 1 = 6$

□  $D = 6 + 4*(3.41) = 19.67$



# GENERALIZING FOR MULTI GATE PATHS

- To find the actual optima, you can write a script to iterate “N” and the associated logic (try the below table on pen and paper)

Design	N	G	P	D
NAND4-INV	2	2	5	29.8
NAND2-NOR2	2	20/9	4	30.1
INV-NAND4-INV	3	2	6	22.1
NAND4-INV-INV-INV	4	2	7	21.1
NAND2-NOR2-INV-INV	4	20/9	6	20.5
NAND2-INV-NAND2-INV	4	16/9	6	19.7
INV-NAND2-INV-NAND2-INV	5	16/9	7	20.4
NAND2-INV-NAND2-INV-INV-INV	6	16/9	8	21.6



# GENERALIZING FOR MULTI GATE PATHS

□ 2NAND  $\rightarrow$  INV  $\rightarrow$  2NAND  $\rightarrow$  INV

□  $f_{\text{opt}} = \sqrt[4]{136.5} = 3.41$

□ Let W, X, Y, Z be caps of each stage. Recall  $C_{\text{in}} = g C_{\text{out}}/f_{\text{opt}}$

□  $Z = 1 * 96/3.41 = 28.15$

□  $Y = (4/3) * 28.15/3.41 = 11$

□  $X = 1 * 11/3.41 = 3.22$

□  $W = (4/3) * 3.22 / 3.41 = 1.25 \rightarrow \text{shouldn't this be 10?}$

□ Decoder specifications:

□ Each A input can max drive 10-unit sized MOS

□ Logic driving the decoder can only drive 10-unit MOS

□ How many 2NAND gates connected to each address line?

□ 8 gates!!  $\rightarrow$  total capacitance on each address line =  $1.25 * 8 = 10$

