# EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA
DEPARTMENT OF ELECTRICAL ENGINEERING
IIT BOMBAY

laxmeesha@ee.iitb.ac.in



# LECTURE – 31 MEMORY – HIERARCHY & IMPLEMENTATION



#### A GENERAL PROCESSOR OVERVIEW

# Our "Computing Machine"






Image courtesy: MIT-OCW

# MEMORY ARRAY OPTIONS



# MEMORY HIERARCHY IN PROCESSORS




	Capacity	Latency	Cost/GB	<u> </u>
Register	1000s of bits	20 ps	\$\$\$\$	Processor Datapath
SRAM	~10 KB-10 MB	1-10 ns	~\$1000	Memory
DRAM	~10 GB	80 ns	~\$10	Hierarchy
Flash*	~100 GB	100 us	~\$1	1/0
Hard disk*	~I TB	10 ms	~\$0.10	subsystem


<sup>\*</sup> non-volatile (retains contents when powered off)





# MEMORY HIERARCHY FULL PICTURE




# PROCESSOR PACKAGED












☐ Takeaway:


Image courtesy: Intel

- □ Cache (L3, L2 and L1) contributes > 60~70% of the chip area !!!
- ☐ Cache memory: has to be very dense to pack more
- Extremely compact layout !!!

Intel® Core™ i7-3960X Processor Die Detail



Quad-core Ivy Bridge



Quad-core Haswell

Image courtesy: Intel



Intel Raptor Lake (i9)




Image courtesy: Intel




Intel Alder Lake



Image courtesy: Intel






AMD Ryzen 7 Series 3D L3 Cache – Releasing some time soon!



iitb.ac.in

# 1- BIT MEMORY

- □ Recall our discussion on 1-bit memory to implement DFF (master and a slave)
- □ Back to back inverter two states → 1-bit memory




□ Can we use a DFF to implement cache? – pros/cons?



#### 1- BIT MEMORY


- □ DFF: main usage was to implement 1-bit memory
- □ Cache: we will never access a single bit → access will be in bytes, half-word or word depending the micro-architecture of the processor
  - □ To implement a 1 byte memory  $\rightarrow$  need 8 DFFs  $\rightarrow$  is it worth it?
  - ☐ We have 2 back-to-back inverters per DFF and multiple inverters and TGs
  - □DFF by default has a larger area to store a single bit memory!!!!!





#### SRAM BIT-CELL


- ☐ Bit-cell: how to read/write/preserve a bit?
- □ Recall, in DFF we used TGs to perform read/write/preserve → can we reduce area further?
- ☐ Use NMOS only access transistors
- $\square$  WL: word-line controls if read/write is to be performed. With WL = 1
  - ☐ If BL and BLB are driven to a value → we perform write
  - ☐ If BL and BLB are not driven → we perform read





# SRAM BIT-CELL


- □ SRAM bit-cell: Uses only 6 transistors to store 1-bit data → highly dense
- □ SRAM bit-cell: also called as 6T-cell
- ☐ Word-line controls if read/write is to performed
  - Word-line will have to be generated based on the memory address
- ☐ Bit-line: corresponds to data to be read or written (single-bit)






# SRAM FULL PICTURE

- ☐ Address decoding: split into row and column decoding
  - □ Split between row and column → controls aspect ratio of memory
  - □ Say "n-bit" row address and "m-bit" column address
  - $\square$  If  $n > m \rightarrow$  more rows  $\rightarrow$  tall memory
  - $\square$  If m > n  $\rightarrow$  more columns  $\rightarrow$  wide memory




#### SRAM FULL PICTURE


- ☐ Implications:
  - □ If n is very large (tall memory) → the shared bitline per column is longer → this is a long metal in the layout → large bit-line capacitance → memory will be slower
  - □ If m is large (wide memory) → the wordline per row is longer → large wordline capacitance (because of routing and also the 2 access transistors gate cap per column) → Address decoder will drive larger load → delay limited by logical effort !!!!






# BACK TO THE BITCELL






Lets look at the read and write operations


# READ OPERATION



- Say bit "o" is already stored and we want to read
- □ Before performing any read → we pre-charge both BL and BLb to VDD → remove all prior read/write history on the lines → we cannot perform a read without pre-charging
- $\square$  After pre-charge  $\rightarrow$  WL is made high  $\rightarrow$  capacitor discharge happens on one side!
- □ This small change in voltage will have to be amplified → will look at this later


# WRITE OPERATION






- $\square$  To write new data  $\rightarrow$  we need to overpower the existing cell data (if bits are different)
- □ During write → tie either BL or BLb to VDD/GND
- ☐ Say we want to write "1" into a cell that was earlier holding "o"
- $\square$  In this case, M6 and M4 will fight to control node voltage at  $\overline{q}$
- □ As a design criteria → M4 must be stronger than M6!! (ie, M4 should have much smaller resistance compared to M6)

#### LOOK AT READ OPERATION AGAIN





- $\square$  M3 and M1 are actually fighting for node "q"  $\rightarrow$  if M3 is strong it can turn on M2!
- ☐ During read, we do not want to disturb the state of node "q"
  - □ i.e, change in node voltage "q" should not flip the previously stored data!
- ☐ To ensure the this, M3 and M1 will have to be sized accordingly
  - □ i.e., M₁ should be stronger than M₃!! (M₁ will have lower resistor than M₃)

