


\* An NMOS device has a threshold voltage  $+V_{TN}$  and  $V_{GS}$  must be  $> V_T$  to turn ON the MOS.

$\therefore V_{GS}$  must be +ve & hence "source terminal" of NMOS is always tied to the lowest potential (i.e. GND/ $V_{SS}$  in this case)

\* A PMOS device has a threshold voltage  $-V_{TP}$  and  $V_{GS} < -V_{TP}$  to turn ON the MOS.

$\therefore V_{GS}$  must be -ve. However, there are only  $+V_{DD}$  &  $V_{SS}$  available on chip (No negative voltage).  $\therefore$  To counter this we tie the "source terminal" of PMOS is always tied to the highest potential (i.e.  $V_{DD}$  in this case) to ensure  $V_{GS}$  is negative (i.e.  $V_G - V_{DD}$ )

\* NMOS




Threshold Voltage:  $V_{TN}$

MOS OFF:  $V_{GS} < V_{TN}$


MOS ON:  $V_{GS} \geq V_{TN}$

(i)  $V_{DS} < V_{GS} - V_{TN}$ : linear

(ii)  $V_{DS} \geq V_{GS} - V_{TN}$ : Saturation



PMOS



Threshold Voltage:  $-V_{TP}$


MOS OFF:  $V_{GS} > -V_{TP}$  or  $V_{SG} < |V_{TP}|$

MOS ON:  $V_{GS} < -V_{TP}$  or  $V_{SG} \geq |V_{TP}|$

(i)  $V_{SD} < V_{SG} - |V_{TP}|$ : linear


(ii)  $V_{SD} \geq V_{SG} - |V_{TP}|$ : Saturation

$V_{GS3} < V_{GS2} < V_{GS1} < -V_{TP} < 0$   
or  
 $V_{SG3} > V_{SG2} > V_{SG1} > |V_{TP}| > 0$






\* Consider the cases for NMOS below

(a)




: Switch is OFF so no change in condition



(b)




Finally




(c)



Finally











For NMOS,  $V_o = \min(V_{IN}, V_{DD} - V_{TN})$

\* Consider the cases for PMOS below



\* Observations:

- NMOS passes strong logic-0 & weak logic-1 (i.e. o/p is not  $V_{DD}$ )
- PMOS passes strong logic-1 & weak logic-0 (i.e. o/p is not 0)






$V_{DS, NMOS} = V_o$

$V_{DS, PMOS} = V_o - V_{DD}$


\* To bring both  $V_{DS}$  to same co-ordinate system (w.r.t  $V_o$ ):

(i)  $V_{DS, NMOS} = V_o$


(ii)  $V_o = V_{DD} + V_{DS, PMOS}$








\* To get the operating point (load line) of the inverter, we overlay plot I (for NMOS) & plot II (for PMOS)



\* To determine the operating regions of the inverter, we need to see when the I-V of the PMOS & NMOS intersect (i.e. finding solution for  $f_1(x) = f_2(x)$ )

Case I:  $V_I = 0$



$\Rightarrow$  The solution is  $V_o = V_{DD}$

\* From this I-V curve, we also notice that NMOS is in cut off and PMOS is in linear region.

\* We can also prove this from the conditions

NMOS

$$V_{GS,N} = 0 < V_{TN} \\ \therefore \text{NMOS in cut-off}$$

PMOS

$$V_{SG,P} = V_{DD} > |V_{TP}| \therefore \text{ON} \\ \hookrightarrow V_{SD,P} \geq V_{SG,P} - |V_{TP}| \text{ for saturation} \\ V_{DD} - V_{DD} \geq V_{DD} - |V_{TP}| \\ V_{DD} \leq V_{DD} + |V_{TP}| \\ V_{DD} \leq 0 + |V_{TP}| \rightarrow \text{Not true} \\ \therefore \text{PMOS is in linear region.}$$


Case II:  $V_I = V_{DD}$

When  $V_I = V_{DD}$ :



Case II:  $V_I = V_{DD}$

When  $V_I = V_{DD}$ :-




\* From this I-V curve, we also notice that PMOS is in cut off and NMOS is in linear region.

\* We can also prove this from the conditions


$$\begin{aligned} & \text{NMOS} \\ & V_{GS,N} = V_{DD} > V_{TN} \text{ (ON)} \\ & \rightarrow V_{DS,N} \geq V_{GS,N} - V_{TN} \text{ for saturation.} \\ & 0 \geq V_{DD} - V_{TN} \rightarrow \text{Not true} \\ & \therefore \text{NMOS is in linear region.} \end{aligned}$$

$$\begin{aligned} & \text{PMOS} \\ & V_{GS,P} = 0 < |V_{TP}| \end{aligned}$$


\* Based on Case-I & Case-II; we can draw the inverter transfer curve ( $V_I$  vs  $V_O$ )




\* As we increase  $V_I$  till  $V_{TN}$ , the NMOS will stay in cut-off & PMOS in linear (similar to Case-I)




\* Symmetrically, as  $V_I$  is reduced from  $V_{DD}$  to  $V_{DD} - |V_{TP}|$ , the PMOS will stay in cut-off & NMOS will be in linear region (similar to Case-II)








\* The transfer curve will go from  $V_O = V_{DD}$  to 0 as  $V_I$  goes from 0 to  $V_{DD}$ . In the process, it will intersect a line  $V_I = V_O$  (i.e. straight line with slope = 1)



\* At the intersection point,  $V_I = V_O = V_M$ . Let's consider this as Case III.

Case III:  $V_I = V_O = V_M$



NMOS

$V_{DS} \geq V_{GS} - V_{TN}$  for saturation.

$$V_M - 0 \geq V_M - 0 - V_{TN}$$

$$V_M \geq V_M - V_{TN} \quad (\text{true})$$

$\therefore$  NMOS is in saturation.

When  $V_I = V_O = V_M$ :-

\* Both PMOS & NMOS are ON & the two MOSFETs are in saturation (as shown in the left figure)

\* The intersection point and the solution is  $V_O = V_M$ .

PMOS

$V_{SD} \geq V_{SG} - |V_{TP}|$  for saturation.

$$V_{DD} - V_M \geq V_{DD} - V_M - |V_{TP}|$$

$$V_M \leq V_M + |V_{TP}| \quad (\text{true})$$

$\therefore$  PMOS is in saturation.

