EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA

DEPARTMENT OF ELECTRICAL ENGINEERING

IIT BOMBAY


laxmeesha@ee.iitb.ac.in




LECTURE – 22 PHYSICAL DESIGN




LOGIC SYNTHESIS




PHYSICAL DESIGN



MOTIVATION




MOTIVATION




- ☐ Standard cell library:
 - comprises of all standard cells –
 combinational & sequential elements
- ☐ IO Library:
 - □Comprises of IO pads VDD pads, VSS pads, analog pads, digital input/output pads
 - ■ESD protection part of the IO pad (usually circuit under pad)



Typical ESD protection circuit




Typical Analog I/O PAD



Typical bi-directional, programmable digital I/O PAD

FULL CHIP PICTURE




Core circuit area made of standard cells.


Analog or digital IO pads depending on the nature of the signal. The circuit is sitting under the metal pad (black shade) outside the core area.

The metal pad will be wirebonded to the package

PHYSICAL DESIGN




- ☐ Floor planning:
- ☐ Define core area size (Area: Width & Height)
- ☐ Create cell rows (std cell height)
- ☐ IO placement:
 - ☐ Define what kind of IO
 (analog/digital/VDD/VSS)
 should reside where
- ☐ Macro cell placement:
 - Macros are modules for which you already have a layout (Ex: third part memory, ARM core etc.)








- Macro Placement:
- Make smart choices:
 - ☐ Timing: be aware of what block talk to what so that you can place them closer (for minimal routing)
 - ☐ Macro pins oriented towards nearest standard cells
 - ☐ Distance of memory macro from standard cells
 - ☐ Plan to avoid routing congestion (number of connections from macro)



Floorplan Width



- ☐ Macro Placement:
 - ☐ Example congestion planning



Covering IO's


Floorplan Height

Memory stack





- ☐ Macro Placement:
 - ☐ Example congestion planning



Covering IO's


Floorplan Height

Memory stack






- ☐ Macro Placement:
 - ☐ Example congestion planning
 - Move macros away from IO if the macro does not have any connections to IO
 - ☐ Place memory cells to avoid routing congestion



Floorplan Width



- ☐ Macro Placement:
 - ☐ Example congestion planning
 - Move macros away from IO if the macro does not have any connections to IO
 - ☐ Place memory cells to avoid routing congestion




Floorplan Height

Floorplan Width




- ☐ Macro Placement:
 - ☐ Example congestion planning
 - Move macros away from IO if the macro does not have any connections to IO
 - ☐ Place memory cells to avoid routing congestion



Floorplan Width




- ☐ Macro Placement:
 - ☐ Example congestion planning
 - Move macros away from IO if the macro does not have any connections to IO
 - ☐ Place memory cells to avoid routing congestion



Floorplan Width



- ☐ Power Planning:
- ☐ Supply VDD/VSS to standard cells and Macros
- ☐ Complex designs:
 - □ Be aware of the power
 consumption of blocks IR
 drop on the power rail/grid –
 degrades circuit performance



Floorplan Height

Floorplan Width

