

Lecture - 4

* An NMUS device has a threshold voltge +VTN and Vas must be > VT to turn on the MOS .. Yas must be the & hance "Source torminal" of NMOS is always tied to the lowest potential (i.e GND/195 in this case)

* A 7 mos device has a thruhold Voltage - Ypp and VGs < - Ypp to turn on the MOS. ... Vas must be we known, there are only +VnD & Vss available on chip (No negative Voltage). .. To wunter this we tie the "source-terminal" of PMUS is always tied to the highest potential (1:c VnD in this case) to ensure VGs is negative (ie VG-Vnn)



Consider the cases for NMOS below



NMOS, Vo = min (VIN, VOD-VIN)

