


- WRITE
- 1) PC X
 - 2) CG
 - 3) WL



- READ ✓
- 1) PC X
 - 2) WL ↑
 - 3) DV → (SAE, CS)
- ROW DEC

2048 X 32 \rightarrow 8KB

A[10:0]




Butterfly WL Banking




A[10:0]

BL Banking
256



A[10] → Bank
sel

"Open RAM"



128x8 - 1 - 1
↓ ↓
u v

→ Jailor
→ stitching

(CHAR)

VERK

CAD

MEMORY COMPILER



