
Recall that the standard cell library has



LIBRARY VIEWS

\* circuit netlist (spice netlist - spice fla)

\* Functional description (·V/.VHD files)

\* Layout (Physical layers) ( gods 1 or magic etc)

EVERY CELL IN THE LEBRARY WILL HAVE ALL YIEWS

\* Recall that after synthesis and physical delign, are get the layout and spire nether from the tool. However spire simulation of such large circuites are not paraental (in terms of simulation time)

Lo ve aprice simulation required for analy simulations (continuous time & continuous amplitude)


Les But for digital simulation (dissure time & disease amplitude), we don't need the according & precision of anoing simulations.

\* Also, when the tool is stitching the top level circuit / layout, the tool needs the following informations


- 1) delay of each cell (in a text file)
- 2) Pour of each cel (on a text file)
- 3) Routing (metal trace) information work physical cooldinates (in a test file)

  \* 1) & 2) are provided in a standard "LIRBRTY FILE" Or (.156)
  - is provided in a standard "LEBRARY GRENAND FORMAT" OR (elef)

LEF: A LEF file abstracts only the viclewant physical information from the layout to be used by the digital took.



Inventor Example:



i. LEF file tells the tool (a) what cooldinates every cel has a physical illy and


6 lp fin to create trouting (wiring)

(b) what paths to avoid while trouting (woring)

(chattaching)

LIB FILE

\* Consider that band on the HOL file that you have written, the syntherist tool builds the following nework of gates




\* A during has a (a) timing constraint (max fack) and/or power constraint.

Lic Can pick a few xh, x8 shangk gates for max feek (but power ?)

Depending on Constraints, gates have to be upon from the library by the tool =) The tool must be already overe of delays of the gate !!!

-. Jobl will read . lib the and finds along of each cell.

\* Consider the HIW below,



To decide the strength of this cell
the tool needs two informations (i.e to of cell)

1) Rise/fact time @ informations of this cell
(ii) outlast cafacitance this call has to drive.

(ii) is the infert specified by designor in this case a known.

(ii) is the 3 i/p NAND gate input cafacitance and tool does not have


this information => . LIB must have i/p cap of all pins of all cells.

\* Also, the tool must know the delay of the gate for all powhle combinations of infut mine /falls (also called seen) and output cofaction. This is wreally treated in the form of a looking take.

Inverter prop. delay to		Caf loca (pr)			
		0.1	0,25	0,5	1 /
	10	tpi	tpz	tps	
9lp Slew	100			_	
(63)	500	1			
	lua	(			C_P16
	luo				CP16

Example:







To find delay of gate, the tool goes to the lib file and maps

(a) 9 mput sky of NAMID -> 0/6 RISE time of DAF

(b) outlier (of of NAND -> Up cap of mux.



+ 9f the skew and cop do not exactly lie on the take, the tool was a non-linear delay model (NLDM) to compute the delay.



... . lib file has (a) Input fin Cafacitance

(i) Cell-sise (ice propagation delay when off sises)

(ii) Cell-fall (ii) time transition to e old

(iii) sine transition to e old

(IV) fall-transition to e old

(c) Static/Leakage power (after old has settled)

(d) Dynamic fower tables LUT (ilp sheer us olf cap) for

2 LUTS of (i) Jisc-power ( i a dynair power when off sines)

2 LUTS of (i) Jisc-power (i'c dynair forwar when off Jisus)

There forwar are dominated by short circuit form!!

For combinational logic, we have additional info in the lib file

(d) Setup timing tables (LUT Dokus VS CCK slew)

2 LUTS of (i) Fall Lowstraint (i'c & & & & falls)

(ii) Rik-Constraint (i'c & & & & prises)