EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA

DEPARTMENT OF ELECTRICAL ENGINEERING

IIT BOMBAY


laxmeesha@ee.iitb.ac.in




LECTURE – 19 DIGITAL SYNTHESIS



WHAT ARE WE LEARNING IN THIS COURSE?



RTL TO GDS AND SYNTHESIS




LOGIC SYNTHESIS

- ☐ Popular logic synthesis tools:
 - ☐ Synopsys: Design Compiler
 - ☐ Cadence: Genus
 - □ Open Source: Yosys (will be used in this course)
- ☐ Synthesis: process of converting a gate level netlist (RTL) from a model of a circuit described in HDL
- ☐ Do we always need synthesizable codes?
 - Only if we need a hardware out of the code
 - □ Example: a testbench need not be synthesizable since it is not going to be translated to hardware!



LOGIC SYNTHESIS: COMBINATIONAL LOGIC



```
// using a built in primitive (with instance name)
// -----
reg a,b;
wire c;
and ul (c,a,b); // output is always first in the list
```




LOGIC SYNTHESIS: COMBINATIONAL LOGIC

```
a
               b
      sel
              // 2. using the ternary operator
             wire c = sel ? a : b;
       // 3. using the case statement
       always @ (a or b or sel)
          case (sel)
             1'b1: c = a;
             1'b0: c = b;
          endcase
```

// 1. using an always
always@(a or b or sel)
 if (sel == 1'b1)
 c = a;
 else
 c = b;

LOGIC SYNTHESIS: COMBINATIONAL LOGIC



```
always @ (sl or a or b or c)
  case (sel)
    2'b11:    d = a;
    2'b10:    d = b;
    default:    d = c;
  endcase
```


☐ Question: What is the implemented logic?

```
always @ (sl or a or b or c)
  if (sel == 2'b11)
    d = a;
  else if (sel ==2'b10)
    d = b;
  else
    d = c;
```

```
reg [2:0] e;
wire [2:0] e = {a[1],b[3:2]};
                                             always @ (a or b)
                                                e = \{a[1], b[3:2]\};
                               e = \{a[1],b[3:2]\}
        a[3]
        a[2]
        a[1]
                            e[2]
        a[0]
                            e[1]
                                                  ☐ Bus concatenation
        b[3]
                            e[0]
        b[2]
        b[1]
        b[0]
```


```
wire [3:0] d = ({4\{enable\}}\} & c);
```

```
reg [3:0] d;
always @ (c or enable)
   d = c & {4{enable}};
```




■ Bus Enabling

```
wire [1:0] a;
wire [3:0] b;
assign b = {2{a}};
```



☐ Bus replication






```
wire d;
assign d = (a == c);
```

```
reg d;
always @ (a or c)
d = (a == c);
```

Comparator


LOGIC SYNTHESIS:





```
wire d;
assign d = (a == c);
```

```
reg d;
always @ (a or c)
d = (a == c);
```

Comparator









■ Use non-blocking assignments (<=)</p>


```
always @ (posedge clock)
  if (reset)
    q <= 1'b0;
  else
    q <= d;</pre>
```




always @ (posedge clock or posedge reset)
 if (reset)
 q <= 1'b0;
 else
 q <= d;</pre>



```
always @ (posedge clock)
  if (enable)
  q <= d;</pre>
```




☐ Data enabled FF




Clock gated FF (EN must not have any glitches!)

```
// 3 bit asynchronously resettable
// partial range counter
always @ (posedge clock or posedge reset)
   if (reset)
      count <= 3'b0;
  else
      if (count == 3'b101)
        count <= 3'b0;
     else
        count <= count + 3'b001;
```



```
module enabled shift reg (clock, enable, data in, data out);
input clock;
input enable;
input [3:0] data in;
output [3:0] data_out;
reg [3:0] data out;
reg [3:0] shift reg 1;
reg [3:0] shift reg 2;
                                   data_in _
reg [3:0] shift_reg_2;
                                     clock
                                    enable
always @ (posedge clock)
   if (enable)
      begin
      shift reg 1 <= data in;
      shift_reg_2 <= shift_reg_1;
      shift_reg_3 <= shift_reg_2;
      data_out <= shift_reg_3;
      end
```



☐ Bus and FFs are 4-bit wide

endmodule

LOGIC SYNTHESIS: CODING GUIDELINES

• Use non-blocking assignments (<=) in clocked procedures. Don't use blocking assignments (=).

```
always @ (posedge clock)
  q <= d;</pre>
```

• Use blocking assignments (=) in combinational procedures:

```
always @ (a or b or sl)
   if (sl)
      d = a;
   else
      d = b;
```

• Make sure that the event lists are complete

```
always @ (a or b) // this event list is missing signal sl
  if (sl)
    d = a;
  else
    d = b;
```

LOGIC SYNTHESIS: CODING GUIDELINES

Use named port mapping when instantiating.

- Take care of indentation. Develop your own identation guidelines and stick to them. Make sure others can read
 them. It helps readability and debugging greatly if it is done properly.
- Comment code properly. The theory about good commenting is that you should be able to remove all functional
 code and the comments remaining should almost document the block you are designing.
- Don't make the code any more complicated than it needs to be. Your priorities should be correctness, then readability and finally code efficiency.

