

Lecture _ 10

* Recall that MMUS parm strong (0' and weak '1') (Vice Youra for PMUS)

* Condidor a Combination of NMOS and PMOS .-






* I'm is turned as a "Iransmission Gate" (TG) and a TG parm a strong 1 & strong 0


* A The acts as a "switch" (without involvion unlike an involtor"


4) It is easy to implement a 2 to 1 MVX using 2 switches (TG):-




* This is not a static gate since by definition, the output node 'Y' is not tied to VOD or VSS through a low swistance form (i.e. ON PMOS OV ON NMOS).


It so wonvert this into a static gate, we can simply add an inventor at the output.







on der two inventors I, EI, & their VTC








* he make a "back-to-back" inventor Connection -




Voz Viz * To get the ofwating point of this new circuit, we need


Tz to find introvection on VTC curver.

* First lets transform the VTC convc of Iz (surp axus)






Combine the two to find the ofwrating buints




* only three howishe operating points a) Vo1 = Ynn, Vo2 = 0 $\frac{1}{V_{nD}} \underbrace{V_{o1}}_{V_{o1}} \underbrace{V_{o1}}_{V_{o1}} = 0$

c) Vo1 = Vo2 = YM

* NOW Consider the following - at Power ON, Vi; = Vo; = Viz = Voz = VM







Now there is a small peterbation @ Vi,, i.e Vi = VM- of (f is a very very small voltage)
Follow the following -

a) Viz = Vn-f is applica

L> Vol = V1 (for this new input) [Yellow traces]

- b) V, will be the new what to Iz (Y12 = Y1)
 L) Voz = V2 (for this new input) (Blue tracer)
- c) V_2 will be the new isput to I_1 ($V_{11} = V_2$)

 L) $V_{01} = V_{01}$ (for the new isput) [Green traces]
- d) V_{np} will be the new ifut to I_2 ($V_{c2} = V_{np}$)

 Ly $V_{02} = 0$ (for this new ifut) [Partle tracks]
- =) Given that the back to back inventor happens to be biared at Vm,

 => A small -6 change @ Vii drives Vii to O and Viz now to VnD

 => dimilarly small to change @ Vii will drive Vii to VnD and Viz now to O
- * In ruality a small circuit horse will act like this of vortage and take the output hodes to VDD or 0
 - ... In reality (practical scenarios), the book to book inventor has only 2 states \rightarrow either V_{DD} or O
- * Once the output nodes have stacked Vnis or D, any small of change will not have any infact since in this stegion (in the VTC), the slope is always < 1 and no noise is amplified (steal own distursion on NM, slipe = ± 1 hoints).


.T. A back-to-back involve can act like a 1-bit memory


(a) open the back to back Connection





(b) Athy new data to be shoved











* tre case trassona flip flip

* Late-1: tranton

Lary 2 : Slave

*
$$UK = 0$$
 plank-1: transparent $(Y_{int} = D)$

- Lake-2: Holds prev state $(Q = D^{-})$

+ $UK = 1$ plank-1: holds awart state $(Y_{int} = D)$

Show-2: transparent $(Q = D)$

Flip Flop at the gate level (evolution):

1) Lote wing MUX:-

D - y
- G
- Yc Lotus


+ G=0 , Y=D

BUT WE NIEED


V - V


* 6=1, we need to previous prev. state (i.e need 1-bit manny)


b) we already dishumd, 1-bit maniny -> 2 beek to beek inventors.




3) the edge trigored FF (- Ye Later followed by the Later)









+ Now Consider finite propagation delay of involves and transmission gates.






* Note that before making UK high TG2 must see some logic states at either sides!!

L'e the D input must propagate through II, TG1, Iz and I3 BEFORE the UK is made high!!



* Notice that when CCK=0, TGI is OFF and the D-infut is abready latered. Hence no additional time is sugarred to hold the data' D' after CLK going high.



- * Consider the CLK going from low to high => Yint will ruck of as lath-2 is transferent => From the CLK edge, Yint has to travel through Ih, TG3 and Is to ruck of (Teg)
- + Kowever note that Is and Is are similar and
 - (a) the delay associated for Yint to such Iz outlint = delay associated for Yint to such In outlint.
 - (b) Since the delay of Iz is already in the retrip time, the Top should not include In delay (i.e data has already treathed ordfut of In before clock edge because of setup time trestriction)