# EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA

DEPARTMENT OF ELECTRICAL ENGINEERING

IIT BOMBAY


laxmeesha@ee.iitb.ac.in




# LECTURE – 22 PHYSICAL DESIGN




### LOGIC SYNTHESIS



### **MOTIVATION**




#### **MOTIVATION**




- ☐ Standard cell library:
  - comprises of all standard cells –
     combinational & sequential elements
- ☐ IO Library:
  - □Comprises of IO pads VDD pads, VSS pads, analog pads, digital input/output pads
  - ■ESD protection part of the IO pad (usually circuit under pad)



### Typical ESD protection circuit




Typical Analog I/O PAD



Typical bi-directional, programmable digital I/O PAD

#### FULL CHIP PICTURE




Core circuit area made of standard cells.


Analog or digital IO pads depending on the nature of the signal. The circuit is sitting under the metal pad (black shade) outside the core area.

The metal pad will be wirebonded to the package

#### PHYSICAL DESIGN




- ☐ Floor planning:
- ☐ Define core area size (Area: Width & Height)
- ☐ Create cell rows (std cell height)
- ☐ IO placement:
  - ☐ Define what kind of IO
    (analog/digital/VDD/VSS)
    should reside where
- ☐ Macro cell placement:
  - Macros are modules for which you already have a layout (Ex: third part memory, ARM core etc.)








- Macro Placement:
- Make smart choices:
  - ☐ Timing: be aware of what block talk to what so that you can place them closer (for minimal routing)
  - ☐ Macro pins oriented towards nearest standard cells
  - ☐ Distance of memory macro from standard cells
  - ☐ Plan to avoid routing congestion (number of connections from macro)



Floorplan Width



- ☐ Macro Placement:
  - ☐ Example congestion planning



Covering IO's


Floorplan Height

Memory stack






- ☐ Macro Placement:
  - ☐ Example congestion planning
  - Move macros away from IO if the macro does not have any connections to IO
  - ☐ Place memory cells to avoid routing congestion



Floorplan Height




- Macro Placement:
  - ☐ Example congestion planning
  - Move macros away from IO if the macro does not have any connections to IO
  - ☐ Place memory cells to avoid routing congestion



Floorplan Width




- Macro Placement:
  - ☐ Example congestion planning
  - Move macros away from IO if the macro does not have any connections to IO
  - ☐ Place memory cells to avoid routing congestion



Floorplan Width




- Macro Placement:
  - ☐ Example congestion planning
  - Move macros away from IO if the macro does not have any connections to IO
  - ☐ Place memory cells to avoid routing congestion



Floorplan Width




- ☐ Power Planning:
- ☐ Supply VDD/VSS to standard cells and Macros
- ☐ Complex designs:
  - □ Be aware of the power consumption of blocks IR drop on the power rail/grid degrades circuit performance




Floorplan Height



#### PHYSICAL DESIGN




- ☐ Placement: mainly placement of std cells. Following steps:
  - Placement optimization
  - ☐ Timing optimization
  - ☐ Parasitic estimation based on global route (wire line model discussed earlier)
  - Congestion removal
  - ☐ Standard cell legalization




Floorplan Width






Floorplan Height



Floorplan Width




- ☐ Placement optimization
  - ☐ Placing cells in the vicinity
- ☐ Timing optimization
  - $\Box$  Size cells (x1, x2, x4..)
  - ☐ Buffer insertion
  - Based on wire delay and input capacitance



Floorplan Width







Floorplan Width



## PHYSICAL DESIGN: PLACEMENT LEGALIZATION




#### PHYSICAL DESIGN




### PHYSICAL DESIGN: CTS MOTIVATION

☐ Clock Skew: delay in clock edges between sequential elements



#### PHYSICAL DESIGN: CTS MOTIVATION

 $\Box$  Positive clock skew:  $\delta > 0$ 



$$T + \delta \ge t_{clk-Q} + t_{p-logic(max)} + t_s$$

$$t_h + \delta \le t_{clk-Q} + t_{p-logic(min)}$$


$$\rightarrow$$
 T  $\geq$  t<sub>clk-Q</sub> + t<sub>p-logic(max)</sub> + t<sub>s</sub> -  $\delta$ 

$$\rightarrow t_h \le t_{clk-Q} + t_{p-logic(min)} - \delta$$



#### PHYSICAL DESIGN: CTS MOTIVATION

Negative clock skew:  $\delta < o$ 



$$T - |\delta| \ge t_{\text{clk-Q}} + t_{\text{p-logic(max)}} + t_{\text{s}} \quad \Rightarrow \quad T \ge t_{\text{clk-Q}} + t_{\text{p-logic(max)}} + t_{\text{s}} + |\delta|$$

$$t_{\text{h}} - |\delta| \le t_{\text{clk-Q}} + t_{\text{p-logic(min)}} \quad \Rightarrow \quad t_{\text{h}} \le t_{\text{clk-Q}} + t_{\text{p-logic(min)}} + |\delta| \quad \text{(a)}$$


$$\rightarrow$$
 T  $\geq$  t<sub>clk-Q</sub> + t<sub>p-logic(max)</sub> + t<sub>s</sub> +  $|\delta|$ 

$$\rightarrow$$
  $t_h \le t_{clk-Q} + t_{p-logic(min)} + |\delta|$ 






Need clock to reach all points ideally at the same time – to avoid timing violations (setup/hold) due to clock skew





- Create a clock distribution network
  - ☐ Three broad categories:
    - Clock tree

    - Clock mesh Will not be covered in this course

- ☐ Clock tree: popularly used version is H-tree
- ☐ Recursively build H-style structure to match wire length
- ☐ Inserting a buffer at branching point
- ☐ More realistic: tapered H-tree








Floorplan Height

Insert clock buffers in the clock tree






Floorplan Height

Insert clock buffers in the clock tree






Floorplan Height

Insert clock buffers in the clock tree






Floorplan Height

Insert clock buffers in the clock tree







Floorplan Height

Insert clock buffers in the clock tree






Floorplan Height



Floorplan Height




Floorplan Height

Insert clock buffers in the clock tree







☐ CTS Involves two steps:

☐ Create clock tree


☐ Insert clock buffers in the clock tree

Floorplan Width



Floorplan

Height



#### **Insertion Delay**

Time taken by clock tree to transfer the clock signal to the sink

#### Skew


Difference between the insertion delays

#### Clock tree balancing


Achieve Identical insertion delay for all sinks

i.e. zero skew

- □ Note that the dynamic power is  $\alpha CV^2 f$ . For clock,  $\alpha = 1$ .
  - ☐ Insertion of clock tree → additional dynamic power!
- $\square$  In order to reduce skew  $\rightarrow$  we are burning area and power and insertion delay!
- $\square$  Modern tools do better  $\rightarrow$  Clock concurrent optimization (CCopt)  $\rightarrow$  advanced topic



IBM power PC 2002: H tree



Intel Itanium 2005: H tree

