

# EE671: VLSI DESIGN

## SPRING 2024/25

LAXMEESHA SOMAPPA  
DEPARTMENT OF ELECTRICAL ENGINEERING  
IIT BOMBAY  
[laxmeesha@ee.iitb.ac.in](mailto:laxmeesha@ee.iitb.ac.in)



# LECTURE – 15


## ARITHMETIC IP: ADDERS

# 1-BIT ADDER

## Half Adder

$$S = A \oplus B$$

$$C_{out} = A \cdot B$$




A	B	$C_{out}$	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

## Full Adder

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$



A	B	C	$C_{out}$	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = \bar{A} \cdot \bar{B} \cdot C_{in} + \bar{A} \cdot B \cdot \bar{C}_{in} + A \cdot B \cdot C_{in} + A \cdot \bar{B} \cdot \bar{C}_{in}$$

$$C_{out} = A \cdot B + B \cdot C_{in} + C_{in} \cdot A = A \cdot B + C_{in} \cdot (A + B)$$




# 1-BIT ADDER

## Full Adder

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$



$$C_{out} = A \cdot B + C_{in} \cdot (A + B)$$

$$\overline{C_{out}} = \overline{A} \cdot \overline{B} + \overline{C_{in}} \cdot (\overline{A} + \overline{B})$$

$$\text{sum} = \overline{A} \cdot \overline{B} \cdot C_{in} + \overline{A} \cdot B \cdot \overline{C_{in}} + A \cdot \overline{B} \cdot \overline{C_{in}} + A \cdot B \cdot C_{in}$$

$$\overline{\text{sum}} = A \cdot B \cdot \overline{C_{in}} + A \cdot \overline{B} \cdot C_{in} + \overline{A} \cdot B \cdot C_{in} + \overline{A} \cdot \overline{B} \cdot \overline{C_{in}}$$

- Sum and Carry functions: are their complements
  - **Property-1:** NMOS and PMOS can have symmetric configuration!
  - **Property-2:** The hardware that generates Sum and Carry with  $A$ ,  $B$  and  $C_{in}$ , will generate complement of Sum and Carry with  $\overline{A}$ ,  $\overline{B}$  and  $\overline{C_{in}}$




# 1-BIT ADDER

## Full Adder

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$






$$S = \bar{A} \cdot \bar{B} \cdot C_{in} + \bar{A} \cdot B \cdot \bar{C}_{in} + A \cdot B \cdot C_{in} + A \cdot \bar{B} \cdot \bar{C}_{in}$$


$$C_{out} = A \cdot B + B \cdot C_{in} + C_{in} \cdot A = A \cdot B + C_{in} \cdot (A + B)$$

A total of 32 MOSFETs  
(including inverters) to  
generate Sum and Carry

Property-1: Symmetric  
NMOS and PMOS side



# N-BIT ADDER




$$\begin{array}{r}
 \text{C}_{out} \swarrow \quad \nwarrow \text{C}_{in} \\
 \textcircled{0}000\textcircled{0} \\
 1111 \\
 +0000 \\
 \hline
 1111
 \end{array}$$

$$\begin{array}{r}
 \text{C}_{out} \swarrow \quad \nwarrow \text{C}_{in} \\
 \textcircled{1}111\textcircled{1} \quad \text{carries} \\
 1111 \quad A_{4...1} \\
 +0000 \quad B_{4...1} \\
 \hline
 0000 \quad S_{4...1}
 \end{array}$$

- ❑ Simple N-bit adder: carry propagate adder
  - ❑ Each sum bit depends on previous stage carry bit
  - ❑ Need to compute carry quickly
- ❑ Simplest N-bit adder: Ripple Carry Adder (RCA)



# N-BIT ADDERS: RIPPLE CARRY ADDER (RCA)




- ❑ RCA: Cascade of FAs
- ❑ Worst case delay: Carry path (carry propagates from Cin to Cout)
- ❑  $t_{\text{adder}} = (N-1) t_{\text{carry}} + t_{\text{sum}}$
- ❑ Speeding up the adder: reduce carry hardware delay
- ❑ Alternately: Sum is not in the critical path !!

# RCA: OPTIMIZATION

- Sum is not in the critical path
  - Can generate sum slowly -> if it can reduce MOSFETs

$$\text{sum} = \overline{C_{out}} \cdot (A + B + C_{in}) + A \cdot B \cdot C_{in}$$






A total of 28 MOSFETs to generate Sum and Carry (Property-1)



# RCA: FURTHER OPTIMIZATION?

- Use property-2 !! -> Odd FAs: complement input



- Using only property-1:

- $[28 \times 4] = 112$  MOSFETs, delay:  $(N \cdot t_{\text{carry}})$

- Now:

- $[10+16] \times 2 + [10+14+4] \times 2 = 108$  MOSFETs, delay:  $(N \cdot t_{\text{carry\_new}})$

- $t_{\text{carry\_new}}$ : one-inverter delay lesser than  $t_{\text{carry}} \rightarrow$  i.e.,  $(N \cdot t_{\text{inv}})$  faster

# FEW OBSERVATIONS BEFORE WE PROCEED TO OTHER ADDERS

A	B	C	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

When both inputs are 0, irrespective of Cin, Cout is always 0.  
**Kill** the Cout. i.e., when,

$$K \equiv \bar{A} \cdot \bar{B} , \text{Cout} = 0$$

Other input cases (only one input is 0/1), Cout = Cin.  
**Propagate** Cout. i.e., when,

$$P \equiv A \oplus B , \text{Cout} = \text{Cin}$$


When both inputs are 1, irrespective of Cin, Cout is always 1.  
**Generate** Cout. i.e., when,

$$G \equiv A.B , \text{Cout} = 1$$

$$\text{Sum} = P \oplus C \text{ and } \text{Cout} = G + P.C$$



# GENERATING P AND G



When both inputs are 0, irrespective of  $C_{in}$ ,  $C_{out}$  is always 0.  
**Kill** the  $C_{out}$ . i.e., when,

$$K \equiv \bar{A} \cdot \bar{B}, \quad C_{out} = 0$$

Other input cases (only one input is 0/1),  $C_{out} = C_{in}$ .  
**Propagate**  $C_{out}$ . i.e., when,


$$P \equiv A \oplus B, \quad C_{out} = C_{in}$$

When both inputs are 1, irrespective of  $C_{in}$ ,  $C_{out}$  is always 1.  
**Generate**  $C_{out}$ . i.e., when,

$$G \equiv A \cdot B, \quad C_{out} = 1$$



# GENERATING P AND G: MANCHESTER CARRY CHAIN



G,P,K can be precomputed in parallel

When both inputs are 0, irrespective of  $C_{in}$ ,  $C_{out}$  is always 0.  
**Kill** the  $C_{out}$ . i.e., when,

$$K \equiv \bar{A} \cdot \bar{B} , C_{out} = 0$$

Other input cases (only one input is 0/1),  $C_{out} = C_{in}$ .

**Propagate**  $C_{out}$ . i.e., when,


$$P \equiv A \oplus B , C_{out} = C_{in}$$

When both inputs are 1, irrespective of  $C_{in}$ ,  $C_{out}$  is always 1.  
**Generate**  $C_{out}$ . i.e., when,

$$G \equiv A \cdot B , C_{out} = 1$$



# 4-BIT MANCHESTER CARRY CHAIN



- ❑ Worst case delay: All “P” are 1
- ❑ Series of RC network  $\rightarrow$  delay high in the absence of static inverter



# THE CARRY RECURRENCE


Recurrence:  $C_{i+1} = G_i + P_i C_i$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$



- ❑ Consider a 4 bit adder.
- ❑ The final Cout ( $C_4$  in this case) can be directly generated from  $C_0$  (neglecting the hardware complexity)
- ❑ Practically: to generate  $C_4$  we need high fan-in CMOS gates (max 5 input AND)
- ❑ Generating  $C_4$  will have the same order of delay as RCA.




# CARRY SKIP (BYPASS) ADDER



- ❑ Compute P and G for each bit parallelly
- ❑ If  $P_0 \cdot P_1 \cdot P_2 \cdot P_3 = 1$ , then carry is propagated (critical path delay)
- ❑ If a G is generated in any FA: no propagation  $\rightarrow$  not critical path
- ❑ Hence, bypass the critical path through mux !
- ❑ No use in its standalone mode. But consider the next case



# CARRY SKIP (BYPASS) ADDER



$$S = P \oplus C \text{ and } C = G + P.C_{in}$$

- ❑ Compute  $P_i.P_{i+1}.P_{i+2}.P_{i+3}$ . These will be computed at the same time across 4 stages.
- ❑ Propagate signal are pre-computed for stage-2 onwards
- ❑ Critical path can be bypassed from stage-2 onwards

