


the inventor's function is to Operate as a digital writing logic without ampetying Noise amplifying hoise can change the logic level at the output.



- * For faithful operation, we need to define Noise margins of the inventor (nex e trin inputs)
- * Before Point (A) on the transfer curve, the magnitude of the slope is esten 0 or <1 => No amplification halfers (: Slope (overhoods to gain)
- * After Point (on the transfer curve, the magnitude of the slope is either 0 or <1 >> No amplification haffens (: slope corresponds to gain)



- * VI blow VIL are not amplified, VI above VIH are not amplified
- * In region (B) the Invertor is acting as an amplifier with maximum gain
 [Both PMOS & NMOS in the saturation Region] -> FOT analog designers.
- * We define Noise margin high (NMm) & Noise Hargin Low (NML)

Jeans and characteristics of the survetor - Voly

VI - - - - - Voly

Voly


Voly

SHILL SHIM.

* Let's define propagation dulay as the time taken for the outlet to used 50% of the maximum input

Lo tp. 11 -> propagation dulay when off gots from high to low

tp. 14 -> propagation dulay when off gots from low to high



* There is a P-N junction on the bottom side of the source (and corresponding top surface of substant) If Cj is the junction cap funit- area Chotom = Cj XW X Ls of the source (except for the fourth side towards the Gate) The depth xj is fixed for a given process. Of Cow is the side wall cof funit orus, If Cysw is the side -wall capacitance, $C_{jsl} = C_{s\omega} \times \left[(x_j \times L_s) + (x_j \times L_s) + (x_j \times \omega) \right]$ = Sw Xj [26+ w] Girus Departs on the technology ()50 = ((50 (26+4) - . Coficitance due to junctions, also called diffusion capacitance is Cdiff = Chottom + Cisw = Cjx AREA + GSWX PERIMETER Ca: Ff = GLow + Gon [26, +w] * Look out for "as, ad, ps, pd" spice for anctors in your arrighment-1