Lecture-7

- * Several drawbacks in TTL/ECL logic.
 - * Itatic power Condumption due to finite base emitter current
 - * Voltage swing C the outful is not sail-to-sail
 - + Arua Consumed is higher Confared to (nos for the same logic inflementation

Static Comos logic Gates:

CMOS Complementary): the implemented gate was both NMOS & PMOS transisters

State: unlike dynamic logic (which we will cover later in the course), in static cross, at any point in time, the gate output is connected to control for GND through a low swistance hath.

* A quick example for an Inventor based on static & dynamic logic

Static YND A OLL Y

Dyramic Yvy) A - J

* Revisit the static CMOS govertor

Yno x of we blindly saw the curcuit from Nno8 side, it looks

A _ like the outfut is complement of the ifut.

[I c of A = 1, Y = 0 sine mos is on)

A _ L Y so it looks like we can dury any logic singly looking from the Nnos side

* Consider the coample below with 2 ruries NMOS gates.

A -ICM2 Y will be zono if both HOSFETS MI CM2 on ON

A -ICM2 V.e Of A=1 & B=1, Y=0


B -ICM1 * This looks a lot like a NANID Gate II Y= A.B

* ic we compute the cogic from NMOS sick (AND logic in this Cars)
It involt the outful 4. to obtain the complete logic

I Howard, we know that in Static Mos logic both NMOS & PMOS Cannot be ON together, by definition

t However, we know that in that chos logic both NMOS & 1/MOS Connot be ON together, by definition

=) If the NMOS us in write, the corresponding PMOS must be in parallel.




* .. To durign any logic in state Chos:-

- (a) Implement the logic on the NMOS side & complement the output y
- (b) Add PMOS in connections officit to NMOS [1:c if NMOS is in Noving PMOS will be in famille & Vice Korus]

-> First implement (A+B) cic NMUS in farallel

-> Next implement (AAS). C U.C additional NMOS in Mill with


-) Now add all PMUS transisted



STATEC CHOS
with "N" Infuts
Nord "2N" MOSFETS



* Consider the Involve & its Voltage transfer curve (VTC)



$$\frac{\sqrt{n}}{\sqrt{n}} = 2 \quad e \quad \sqrt{n} = |\sqrt{n}|$$

$$\sqrt{n} = \sqrt{n} = 1$$
For $t_r = t_f \quad \delta = 1$


$$\frac{\lambda_p}{\lambda_N} = \frac{2}{1}$$

1.c NMUS Aspect vato. Whin

PMOS Aspect Jatio : 2 hmin


* For quick abstraction, we take all mos larger as Linin & organize the circuit





+ NOW assume the PMUS strength (12 Wath of PMOS) increases from 2 to 2.5. .. Intutively, in- and - around Yn, both PMOS & NMOS are fighting for the off Voltage

However, since the PMOS strangth has intreased (and PMOS is connected to Yn, s), the outful tends to stay near Ynp for a longer time than before




+ we define logic gates with strangth . VID For example an INVX1

i. I shough of individual MOS invans (W7) to a te will oreduce with higher shaughts for the same cap load

Y A symmetric INVx1 will be taken as a steperance (i.e ty & t $_f$ of INVx1) to define the strength of other logic gates

____ x ___ x

of Now consider an INVXI and a NANDXI vide by-side. Since both are XI strangter, the WOUT-care to and to of the WAND gate cannot exceed beyond that of INVXI!



A -01 (m3 m) b B

A -51

B-51


t tf: The invortor afters Ronn surestance

The NAND gate offers (Ronn + Ronn) surestance with the dizing shown)

To get the same tf as invortor, the NMOS ON surestance has to be helved


Cie Whas to be doubted (Ronn & 1/w)

. For X1 Avength NAND -



* tr :- The inventor offers Rong outistance

Let's start with an assumption that the Pros devices are sized Godly some as Invertor



The NAND gate can offer two different effective redistance defending on input


- (a) 91 A=0, B=1 g at least ONE Thos is ON and the effective runishence A=1, B=0 will be Row,p
- (b) 9f A=0 & B=0 -> both PMOS is ON (and infarallel) and the effective visitance will be Royp/2

will be Rongp/2


* Notice that from t, purpocitive, care (a) is the wort- care (highest delay)

& Case (b) is the best-care (smaller delay)

x we will durign the gote for the worst-care remario (iz 9f A=0,8=1 or A=1,8=0) the tr will be some as that of INYXI)




* Similarly for a NOR gate, the rising will be



* Now, let's look at the VTC of the NANDXI

* Lets Consider the Condition A=B The Care is similar to an Inventor 11




* Now consider the care A=1 & B takes input

* Again, the VTC must be similar to an inventor. !!

However, A = I means, one of the PMUS is always OFF

. Effectively, the PMUS strength is reduced by half & therefore VTC curve must Shift left.



4 The same argument holds good if B=1 and A is the infut.

* However, tremember, in bulk cross technology, all Nows bulks are grounded.


For a MOS , VTH = YTHO+ 3 [[20/4] + VSB - [20/4] Source to bulk voltage

. He will have a higher YTH Compared to MI and hance the VTC curve will not overlap for the cares


> (i) A=1 & B is ifut (11) B=1 & A is infut

* As the infut (ount of the gate (Fan-in) invuorer, static (MOB logic will have an infact

Consider the exemple of inful NANDXI gate



* Effectively



* Elmore Delay (quick first order way to calculate delay between 2 nodes)

(s of hetwork has one input hode

) Network does not have resistive loops

I I

Network has all capacitors wirt ground

Then delay from infut node V_s to node "L" is (For a N/W with "N" nodes) $V_L = \sum_{k=1}^N R_{ik} (k)$

x re from Vs to Ys is Rig

* & from 45 to 42 is R,4+ (R+R2)(2

* T from Vs to V, is R, G+ (R,+R2) C2+ (R,+R2+R3) C3

+ T from 16 to Vo is R,C, + (R+Rz)Cz + (R+Rz+Rs)Xs + (R+Rz+Rs+Rx)C4

+9n our Care R= R= R= R= Ron/h [Row is runishance of Nmos in INX1]

. . 7 = Row [4+24+34+44]

*44 is the load and in the absence of 4, 62, 63, Te -> Row [4x64] -> same as DNX1

- An additional olday is Contributed.

3) In static CMUS logic

L) As Fon-INI T

Ly w of eather PMOS or NMOS 7 (NOR KS NAMD)

Ly Pararitic Cap 7

Lay Delay T

____×