# EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA

DEPARTMENT OF ELECTRICAL ENGINEERING

IIT BOMBAY

laxmeesha@ee.iitb.ac.in




# LECTURE – 20 DIGITAL SYNTHESIS



- Draw a state diagram.
- Label the states.
- Allocate state encoding.
- Label the transition conditions.
- Label the output values.
- Use parameters for the state variables.
- Use two procedures (one clocked for the state register and one combinational for the next state logic and the output decode logic).
- Use a case statement in the combinational procedure.
- Have a reset strategy (asynchronous or synchronous).
- Use default assignments and then corner cases.
- Keep state machine code separate from other code (i.e. don't mix other logic in with the state machine clocked and combinational procedures).



### **State Diagram**





```
module state machine (clock, reset, start, transmit, wait, stop, ack, offline, online);
// parameter declarations
parameter pIDLE = 2'b10; // state labels and state encoding
parameter pRUN = 2'b00;
parameter pPAUSE = 2'b01;
parameter pFINISH = 2'b11;
// IO declaration section
input clock;
input reset;
input start, transmit, wait, stop;
output ack, offline, online;
// interal variables declaration section
reg [1:0] state, next state;
reg ack, offline, online;
// clocked procedure with synchronous reset
always @ (posedge clock)
if (reset) // reset strategy
   state <= pIDLE;
else
   state <= next state;
```

```
// combinational procedure with case statement and output logic
always @ (start or transmit or stop or wait or state)
  begin
  next state = state; // default assignment to state and output variables
  ack = 1'b0:
  offline = 1'b0;
                                                                                   pPAUSE:
                                                                                      begin
  online = 1'b1;
                                                                                              = 1'b1;
                                                                                      ack
  case (state)
                                                                                      if (transmit)
     pIDLE:
                                                                                         next state = pRUN;
         begin
                                                                                      if (stop)
         offline = 1'b1;
                                                                                         next state = pFINISH;
         online = 1'b0;
                                                                                      end
         if (start)
                                                                                   pFINISH:
            next state = pRUN;
                                                                                      ack = 1'b1;
         end
                                                                                endcase
     pRUN:
                                                                                end
         begin
         if (wait)
                                                                             endmodule
            next state = pPAUSE;
         if (stop)
           next state = pFINISH; // this has priority over the wait transition
         end
```

### LOGIC SYNTHESIS: BLOCKING VS NON-BLOCKING

Refer to "Nonblocking Assignments in Verilog Synthesis; Coding Styles That Kill!" by Cliff Cummings – uploaded on Moodle

### Nonblocking Assignments in Verilog Synthesis; Coding Styles That Kill!

by Cliff Cummings Sunburst Design, Inc.

Abstract


One of the most misunderstood constructs in the Verilog language is the nonblocking assignment. Even very experienced Verilog designers do not fully understand how nonblocking assignments are scheduled in an IEEE compliant Verilog simulator and do not understand when and why nonblocking assignments should be used. This paper details how Verilog blocking and nonblocking assignments are scheduled, gives important coding guidelines to infer correct synthesizable logic and details coding styles to avoid Verilog simulation race conditions.

### LOGIC SYNTHESIS

- ☐ Popular logic synthesis tools:
  - ☐ Synopsys: Design Compiler (DC)
  - ☐ Cadence: Genus
  - ☐ Open Source: Yosys (will be used in this course)
- ☐ One of the widely used scripting language in the industry:
  - ☐ Tcl: Tool Command Language
- □ Synopsys DC, Cadence Genus and Yosys all support tcl based scripting flow



### LOGIC SYNTHESIS: YOSYS EXAMPLE TCL SCRIPT



### LOGIC SYNTHESIS: YOSYS EXAMPLE TCL SCRIPT

```
yosys -import
                                            Analyze memories and create circuits to
                                            implement them (using FFs or other custom
set design "and2"
                                            IPs)
# read design
read_verilog .../Verilog/$design
                                            Another round of basic optimization & cleanup
hierarchy -check -top $design
# high-level synthesis
                                            Analyze and optimize finite state machines
procs; opt; memory; opt; fsm; <u>opt</u>
write_verilog -noattr ./$design\_rtl.v
                                            Write the output RTL file. This is not yet
# show
                                            technology mapped (Std. cell library
show -format ps -prefix ./$design\_rtl
                                            independent)
```

Write a pictorial representation of the logic (can be .ps, .png formats) for user to view

### LOGIC SYNTHESIS: YOSYS TCL SCRIPT WITH STD CELL LIB

```
yosys -import
set design "and2"
# read PDK verilog
read_verilog -Idir ../../sky130_fd_sc_hd/verilog
read_verilog -lib ../../sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v
read_verilog -DNO_PRIMITIVES -lib ../../sky130_fd_sc_hd/verilog/primitives.v
#Read Liberty
read liberty -lib ../../sky130 fd sc hd/lib/sky130 fd sc hd tt 025C 1v80.lib
# read design
read_verilog ../Verilog/$design.v
hierarchy -check -top $design
# high-level synthesis
procs; opt; memory; opt; fsm; opt
# low-level synthesis
techmap; opt
# map to target architecture
dfflibmap -liberty ../../sky130_fd_sc_hd/lib/sky130_fd_sc_hd_tt_025C_1v80.lib
abc -liberty ../../sky130 fd sc hd/lib/sky130 fd sc hd tt 025C 1v80.lib
# cleanup
clean
# write synthesized design
write_verilog -noattr $design\_map.v
# show
show -format ps -lib ../../sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v -prefix ./$design\_map
```

### LOGIC SYNTHESIS: YOSYS TCL SCRIPT WITH STD CELL LIB

```
yosys -import
set design "and2"
                                        Pointing to the standard cell library
# read PDK verilog
read_verilog -Idir ../../sky130_fd_sc_hd/verilog
read_verilog -lib ../../sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v
read_verilog -DNO_PRIMITIVES -lib ../../sky130_fd_sc_hd/verilog/primitives.v
#Read Liberty
read_liberty -lib ../../sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
# read design
read_verilog ../Verilog/$design.v
hierarchy -check -top $design
# high-level synthesis
procs; opt; memory; opt; fsm; opt
```

### LOGIC SYNTHESIS: YOSYS TCL SCRIPT WITH STD CELL LIB

```
Map large RTL cells (adder, multiplier etc.) to gates
 low-level synthesis
techmap; opt
# map to target architecture
dfflibmap -liberty ../../sky130_fd_sc_hd/lib/sky130_fd_sc_hd_tt_025C_1v80.lib
abc -liberty ../../sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
# cleanup
clean
# write synthesized design
write_verilog -noattr \design\_map.v
# show
show -format ps -lib ../../sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v -prefix ./$d@sign\_map
                              Map all registers in the RTL to the Std. Cell Library
```

Map all logics in the RTL to the Std. Cell Library

### LOGIC SYNTHESIS: YOSYS MANUAL & DEMO

- ☐ If you want to read up more on Yosys:
  - https://yosyshq.net/yosys/files/yosys\_manual.pdf
- ☐ You can install Yosys on your machines if you are interested <a href="https://yosyshq.net/yosys/download.html">https://yosyshq.net/yosys/download.html</a>
- □ Class Demo on few circuits Yosys Examples
- ☐ You will see later that "Openlane" which is an open source RTL to GDSII flow wraps all open source tools including Yosys with Python wrappers to seamlessly integrate multiple tools under one banner
  - ☐ You don't need to learn Tcl scripting you will use Python to run Yosys later
  - ☐ The Tcl scripts provided here are very specific to Yosys and will not work on Synopsys DC and Genus.



### LOGIC SYNTHESIS: EXAMPLE

- ☐ Sequence of steps:
  - ■Write Verilog Code
  - ☐ Write Testbench to test the Verilog code (\$dumpvars will dump vcd waveform)
  - ☐ Simulate code and tb in iverilog (Icarus Verilog)
  - □ Open waveform (.vcd) in gtkwave and check waveforms
  - □ Synthesize Verilog code (Yosys) and check output RTL file (without map to std. cell library just for your reference)
  - □ Synthesize Verilog code (Yosys) and check output RTL file (with map to std. cell library this is the main output RTL)
  - □ Simulate the output RTL with earlier to using Iverilog to check it is functionally still the same



### LOGIC SYNTHESIS: EXAMPLE DIRECTORY STRCUTURE

```
MUX2to1/
 Synthesis
     synthesize map rtl.tcl

    synthesize rtl.tcl

     Verification
          mux2to1 TB
          mux2to1 TB.v
         run-iverilog.sh
 Verilog
     mux2to1_TB.v
     mux2to1.v
     run-iverilog.sh
```

- 2.Mux2to1 is the main folder
- In the Verilog folder, we have the main Verilog file, tb and run command for iverilog
- Inside Synthesis folder, we have tcl scripts for Yosys
- Inside Synthesis folder, we have Verification folder to re-run simulation with RTL netlist



### LOGIC SYNTHESIS: EXAMPLE MUX

```
mux2to1.v
                        mux2to1 TB.v
    1 module mux2to1(Y, A, B, SEL);
       output reg Y;
       input A, B, SEL;
   456789
      //reg f;
       always @(A or B or SEL)
       begin
          if (SEL)
            Y = B;
  10
11
12
13
          else
            Y = A;
       end
  14 endmodule
  15
```

```
mux2to1.v
                      mux2to1 TB.v
   1 Ttimescale 1 ns / 1 ns
    module main;
       reg A, B, SEL;
      reg[2:0] inputs;
       wire Y:
       integer idx;
       mux2to1 dut(.Y(Y), .A(A), .B(B), .SEL(SEL));
  10
  11
       initial
  12
13
       begin
        for (idx = 0; idx \le 7; idx = idx + 1)
  14
         begin
  15
16
           inputs = idx;
           SEL = inputs[2];
                = inputs[1];
  18
                = inputs[0];
  19
20
           #10
           $display("%t: SEL=%b, A=%b, B=%b, Y=%b", $time, SEL, A, B, Y);
  21
22
23
         end
       end
       initial
      begin
      $dumpfile("waveforms.vcd");
      $dumpvars(0,dut);
  28
       end
  29
  30 endmodule
  31
```




### LOGIC SYNTHESIS: EXAMPLE MUX SIMS (IVERILOG)

```
run-iverilog.sh mux2to1_TB.v

1 # !/bin/sh
2
3 design="mux2to1"
4 rm -rf ${design}_TB
5 echo "Testing:" ${design}
6 iverilog -o ${design}_TB ${design}.v ${design}_TB.v
7 vvp ${design}_TB
```

Shell script to run iverilog: on the terminal execute:
./run-iverilog.sh



Open waveforms using GTKWave. On the terminal gtkwave <path\_vcd\_file>

### LOGIC SYNTHESIS: EXAMPLE (YOSYS)


```
synthesize rtl.tcl
                      synthesize map rtl.tcl
   1 yosys -import
   3 set design "mux2to1"
   5 # read design
   6 read_verilog ../Verilog/$design.v
   7 hierarchy -check -top $design
   9 # high-level synthesis
  10 procs; opt; memory; opt; fsm; opt
  11
  12 write_verilog -noattr ./$design\_rtl.v
  14 # show
  15 show -format ps -prefix ./$design\_rtl
  16
```



Call Yosys on the terminal with the tcl script

yosys synthesize\_rtl.tcl

# Yosys outputs (.v and .ps




### LOGIC SYNTHESIS: EXAMPLE (YOSYS MAP TO LIBRARY)

```
synthesize rtl.tcl
                    synthesize map rtl.tcl
  1 yosys -import
  3 set design "mux2to1"
  5 # read PDK verilog
  6 read_verilog -Idir ../../sky130_fd_sc_hd/verilog
  7 read_verilog -lib ../../sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v
  8 read_verilog -DNO_PRIMITIVES -lib ../../sky130_fd_sc_hd/verilog/primitives.v
 10 #Read Liberty
 11 read_liberty -lib ../../sky130_fd_sc_hd/lib/sky130_fd_sc_hd_tt_025C_1v80.lib
 12
 13 # read design
  14 read_verilog ../Verilog/$design.v
 15 hierarchy -check -top $design
 17 # high-level synthesis
  18 procs; opt; memory; opt; fsm; opt
 19
 20 # low-level synthesis
  21 techmap; opt
  23 # map to target architecture
  24 dfflibmap -liberty ../../sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
  25 abc -liberty ../../sky130 fd sc hd/lib/sky130 fd sc hd tt 025C 1v80.lib
 26
 27
  28 # cleanup
 29 clean
 30
 31 # write synthesized design
 32 write_verilog -noattr $design\_map.v
 33
 34 # show
 35 show -format ps -lib ../../sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v -prefix ./$design\_map
```

## LOGIC SYNTHESIS: EXAMPLE (YOSYS MAP TO LIBRARY)

### Call Yosys on the terminal with the tcl script

yosys synthesize\_map\_rtl.tcl



```
synthesize map rtl.tcl | mux2to1 map.v
   1 /* Generated by Yosys 0.45+139 (g.
   3 module mux2to1(Y, A, B, SEL);
       input A;
       wire A;
       input B;
       wire B;
       input SEL;
       wire SEL;
       output Y;
       wire Y;
       sky130_fd_sc_hd__mux2_1 _0_ (
         .AO(A),
         .S(SEL),
  16
         .X(Y)
  18 endmodule
```

### LOGIC SYNTHESIS: EXAMPLE ALU

```
alu.v
                      alu TB.v
     .module alu(a, b, cin, sel, y);
       input [7:0] a, b;
       input cin;
       input [3:0] sel;
       output [7:0] y;
       reg [7:0] y;
       reg [7:0] arithval;
       reg [7:0] logicval;
       // Arithmetic unit
       always @(a or b or cin or sel) begin
  11
         case (sel[2:0])
           3'b000 : arithval = a;
  12
  13
           3'b001 : arithval = a + 1;
  14
           3'b010 : arithval = a - 1;
           3'b011 : arithval = b;
           3'b100 : arithval = b + 1;
  17
           3'b101 : arithval = b - 1;
           3'b110 : arithval = a + b;
           default : arithval = a + b + cin;
  20
         endcase
  21
       end
       // Logic unit
       always @(a or b or sel) begin
  24
25
26
27
28
29
         case (sel[2:0])
           3'b000 : logicval = ~a;
           3'b001 : logicval = ~b;
           3'b010 : logicval = a & b;
           3'b011 : logicval = a | b;
           3'b100 : logicval = ~((a & b));
3'b101 : logicval = ~((a | b));
  30
  31
           3'b110 : logicval = a ^ b;
           default : logicval = ~(a ^ b);
  32
  33
         endcase
       end
       // Multiplexer
       always @(arithval or logicval or sel) begin
  37
         case (sel[3])
          1'b0 : u = arithval;
           default : y = logicval;
  40
         endcase
       end
  42 endmodule
```

```
alu TB.v
alu.v
   1 Ttimescale 1 ns / 1 ns
   3 module main;
      reg[7:0] a, b;
      reg cin;
      reg[3:0] sel;
      wire[7:0] y;
      integer idx;
      alu dut(.a(a), .b(b), .cin(cin), .sel(sel), .y(y));
 11
 12
      initial
 13
      begin
        // a, b are fixed through out the test
  14
  15
        a = 8'h93;
  16
        b = 8'hA7;
  17
        for (idx = 0; idx \langle = 15; idx = idx + 1)
  18
        begin
  19
          // Generate sel
  20
          sel = idx;
 21
          // cin = 1 only for sel = 5
 22
23
24
          if (idx == 5)
            cin = 1'b1;
          else
 25
26
            cin = 1'b0;
          // Apply a 10-time unit delay; think of it as the system machine cycle
 27
 28
          // Display results after 10 time units $
 29
30
31
          $display("xt: a=xh, b=xh, cin=xb, sel=xh, y=xh", $time, a, b, cin, sel, y);
        end
      end
  32
33
       initial
      begin
      $dumpfile("waveforms.vcd");
      $dumpvars(0,dut);
  37
      end
 38 endmodule
```

### LOGIC SYNTHESIS: EXAMPLE ALU YOSYS OUTPUT

input cin;

227

254 255

256

257

258

```
alu.v
                          alu map.v
    1/* Generated by Yosys 0.45+139 (gi
     module alu(a, b, cin, sel, y);
        wire _000_;
        wire _001_;
        wire _002_;
        wire _003_;
        wire _004_;
  8
9
10
11
12
13
14
15
16
        wire _005_;
        wire _006_;
wire _007_;
wire _008_;
        wire _009_;
        wire _010_;
        wire _011_;
        wire _012_;
        wire _013_;
```

```
228
          wire cin;
        input [3:0] sel;
input [3:0] sel;
wire [3:0] sel;
output [7:0] y;
wire [7:0] y;
sky130_fd_sc_hd__nand2_1 _219_ (
    .A(b[0]),
    .B(a[0]),
    .Y(_151_)
):
229
230
231
232
233
234
235
236
237
238
          sky130_fd_sc_hd__xor2_1 _220_ (
             .A(b[0]),
239
             .B(a[0]),
.X(_152_)
240
241
242
243
         sky130_fd_sc_hd_and3b_1 _221_ (
             .A_N(sel[0]),
.B(sel[1]),
.C(sel[2]),
.X(_153_)
244
245
246
247
248
249
          sky130_fd_sc_hd__nand3b_1 _222_ (
             .A_N(sel[0]),
.B(sel[1]),
.C(sel[2]),
250
251
252
253
```

.Y(\_154\_)

.A(sel[0]),


.B(sel[1]),

.Y( 155\_)

```
1581
                                          sky130_fd_sc_hd__a31oi_1 _443_ (
                                   1582
                                            .A1(b[7]),
                                   1583
                                            .A2(a[7])
                                   1584
1585
                                            .A3(_160_),
                                            .B1([147]),
                                            .Y(_149_)
                                   1586
                                   1587
                                   1588
                                          sky130_fd_sc_hd__a211oi_1 _444_ (
                                   1589
                                            .A1(_158_),
                                   1590
                                            .A2(_130_),
                                   1591
                                            .B1(_146_),
                                   1592
                                            .C1(_148_),
                                   1593
                                             .Y(_150_)
                                   1594
                                          sky130_fd_sc_hd__a31oi_1 _445_ (
                                   1595
                                   1596
                                            .A1(sel[3]),
                                   1597
                                            .A2(_149_),
                                   1598
                                            .A3(_150_),
                                   1599
                                            .B1(_144_),
                                   1600
                                            .Y(y[7])
                                   1601
                                   1602 endmodule
sky130_fd_sc_hd__nor2_1 _223_ (
```

Only snippets are shown – full file is uploaded on Moodle

### LOGIC SYNTHESIS: EXAMPLE ALU YOSYS OUTPUT





### LOGIC SYNTHESIS: EXAMPLE SEQUENTIAL

```
DFF.v
                       DFF TB.v
   1 module DFF (CLK, RST, EN, D, Q);
                     CLK, RST, EN;
        input
        input D;
       output reg Q;
       always @(posedge CLK or posedge RST)
       begin
          if (RST == 1'b1)
            Q \leftarrow 0;
          else if (EN == 1'b1)
            Q \leftarrow D;
       end
  13
  14 endmodule
  15 J
```

```
GTKWave - waveforms.vcd@laxmeesha-HP-280-G2-MT
File Edit Search Time Markers View Help
                                                   From: 0 sec
                                                                       To: 460 ns
                                                                                         Marker: -- | Cursor: -7 ns
                               -Signals-
▼ <u>S</u>ST
                                           -Waves
                                                                       100 ns
                                                                                                                                  300 ns
                                                                                                                                                               400 ns
                               Time
□ .... main
                                CLK
∟<u>.</u>å dut
                               RST
                                  D
```

```
DFF.v
                     DFF TB.v
   1 `timescale 1 ns / 1 ns
    module main;
      reg CLK, RST, EN;
      reg D;
      wire Q;
      DFF dut(.CLK(CLK), .RST(RST), .EN(EN), .D(D), .Q(Q));
      // Test clock generation.
      always
 12
        #25 CLK = !CLK;
 13
 14
      initial
      begin
        CLK = 1'b0;
        #10 D = 1'b0; EN = 1'b0; RST = 1'b1;
        #50 D = 1'b0; EN = 1'b1; RST = 1'b0;
         #50 D = 1'b1;
         #50 D = 1'b0;
         #50 D = 1'b1; EN = 1'b0;
         #50 D = 8'b0; EN = 1'b1;
         #50 D = 8'b0;
         #50 D = 8'b1;
         #50 D = 1'b0;
         #50
        $finish;
      end
       initial
        $monitor("%t: RST=%b, EN=%b, D=%b, Q=%b", $time, RST, EN, D, Q);
       initial
       begin
       $dumpfile("waveforms.vcd");
       $dumpvars(0,dut);
       end
     endnodu l e
```

### LOGIC SYNTHESIS: EXAMPLE SEQUENTIAL

```
DFF.v
                     DFF map.v
   1/* Generated by Yosys 0.45+139 (gi
    module DFF_map(CLK, RST, EN, D, Q);
       wire 1:
       input CLK;
       wire CLK;
       input D;
       wire D;
      input EN;
      wire EN;
      output 0;
       wire Q;
       input RST;
      wire RST;
       sky130_fd_sc_hd__clkinv_1 _2_ (
         .A(RST),
      sky130_fd_sc_hd__mux2_1 _3_ (
         .AO(Q)
      sky130_fd_sc_hd__dfrtp_1 _4_ (
         .CLK(CLK),
         .RESET_B(_0_)
  32 endmodule
```

Yosys synthesized a DFF from the library: However, the reset is logic\_low for the DFF in the library. So, it inserted an inverter for the reset.

The enable is handled by adding a mux at the input of the DFF

