


Lecture-5

Recall the NMOS & PMOS I-V curve from the previous lecture.

* For the Inverter circuit shown below,



For the NMOS $V_{DS,N} = V_o$


For the PMOS $V_{SD,P} = V_{DD} - V_o$

* To transform the I-V curve of both NMOS & PMOS to a common axis (i.e. I_D vs V_o instead of V_{DS}), observe the following:

$$\rightarrow V_o = V_{DS,N}$$

$$\rightarrow V_o = V_{SD,P} + V_{DD} \rightarrow \text{Add } V_{DD} \text{ to the I-V curve of PMOS}$$

∴ The I-V curve for the Inverter will be:-



— Curve is for an NMOS device

$$\text{with } V_{GS,N} > V_{GS2,N} > V_{GS1,N} > V_{TN} > 0$$


— Curve is for a PMOS device

$$\text{with } V_{GS,N} < V_{GS2,N} < V_{GS1,N} < -V_{TP} < 0$$

$$\text{or } V_{GS,N} > V_{GS3,N} > V_{GS2,N} > V_{GS1,N} > |V_{TP}| > 0$$

* To determine the operating regions of the inverter, we need to see where the I-V of the PMOS & NMOS intersect (i.e. finding solution for $f_1(V) = f_2(V)$)

Case I: $V_I = 0$



when $V_I = 0$ ∴

$V_{GS,N} = 0$ & $V_{GS,P} = V_{DD}$
(cut-off) (ON & maximum V_{GS})
NMOS PMOS

* The intersection of these two curves & hence the solution

$$\Rightarrow \text{The solution is } \underline{V_o = V_{DD}}$$

* From this I-V curve, we also notice that NMOS is in cut off and PMOS is in linear region.

* We can also prove this from the conditions

NMOS

$$V_{GS,N} = 0 < V_{TN}$$

∴ NMOS in cut-off

PMOS

$$V_{SG,P} = V_{DD} > |V_{TP}| \quad \therefore \text{ON}$$

$$\hookrightarrow V_{SD,P} \geq V_{SG} = |V_{TP}| \text{ for saturation}$$

$$V_{GS,N} = 0 < V_{TN}$$

• NMOS in cut-off

$$V_{SG,P} = V_{DD} > |V_{TP}| \therefore \text{ON}$$

$$\hookrightarrow V_{SD,P} \geq V_{SG,P} - |V_{TP}| \text{ for saturation}$$


$$V_S - V_D \geq V_S - V_G - |V_{TP}|$$

$$V_D \leq V_G + |V_{TP}|$$

$$V_{DD} \leq 0 + |V_{TP}| \rightarrow \text{Not true}$$

• PMOS is in linear region

Case II: $V_I = V_{DD}$




* From this I-V curve, we also notice that PMOS is in cut off and NMOS is in linear region.


* We can also prove this from the conditions

NMOS	PMOS
$V_{GS,N} = V_{DD} > V_{TN}$ (ON)	$V_{SG,P} = 0 < V_{TP} $
$\hookrightarrow V_{DS,N} \geq V_{GS,N} - V_{TN}$ for saturation.	
$0 \geq V_{DD} - V_{TN} \rightarrow \text{Not true}$	
• NMOS is in linear region	


* Based on case-I & case-II; we can draw the inverter transfer curve (V_I vs V_O)




* As we increase V_I till V_{TN} , the NMOS will stay in cut-off & PMOS in linear (similar to case-I)



- * Symmetrically, as V_I is reduced from V_{DD} to $V_{DD} - |V_{TP}|$, the PMOS will stay in cut-off & NMOS will be in linear region (similar to case II)




- * The transfer curve will go from $V_O = V_{DD}$ to 0 as V_I goes from 0 to V_{DD} . In the process, it will intersect a line $V_I = V_O$ (i.e. straight line with slope = 1)



- * At the intersection point, $V_I = V_O = V_M$. Lets consider this as case III

Case III: $V_I = V_O = V_M$



When $V_I = V_O = V_M$:

- * Both PMOS & NMOS are ON & the two MOSFETs are in saturation (as shown in the left figure)

- * The intersection point and the solution is $V_O = V_M$.

NMOS

$V_{DS} \geq V_{GS} - V_{TN}$ for saturation

$$V_M - 0 \geq V_M - 0 - V_{TN}$$

$$V_M \geq V_M - V_{TN} \quad (\text{True})$$

\therefore NMOS is in saturation.


PMOS

$V_{SD} \geq V_{SG} - |V_{TP}|$ for saturation.


$$V_{DD} - V_M \geq V_{DD} - V_M - |V_{TP}|$$

$$V_M \leq V_M + |V_{TP}| \quad (\text{True})$$

\therefore PMOS is in saturation.



Case IV: $V_I > V_{TN}$ & $V_I < V_M$




When $V_I = V_{TN} + \Delta$ (Δ is small incremental voltage)

$$V_{GS,N} = V_{TN} + \Delta > V_{TN}$$

(ON)

$$V_{SG,P} = V_{DD} - V_{TN} - \Delta > |V_{TP}|$$

(ON)



* From the I-V curve, NMOS is in saturation & PMOS is in linear region.

NMOS

$$V_{DS} \geq V_{GS} - V_{TN} \text{ for saturation.}$$

$$V_0 \geq V_I - V_{TN}$$

$$V_{DD} - \Delta_1 \geq \Delta_2 - V_{TN}$$

$$V_{DD} \geq \Delta_1 + \Delta_2 - V_{TN} \text{ (true)}$$

∴ NMOS is in saturation

PMOS

$$V_{SD} \geq V_{SG} - |V_{TP}|$$


$$V_{DD} - V_0 \geq V_{DD} - V_I - |V_{TP}|$$

$$V_0 \leq V_I + |V_{TP}|$$


$$V_{DD} - \Delta_1 \leq \Delta_2 + |V_{TP}|$$

$$V_{DD} \leq \Delta_1 + \Delta_2 + |V_{TP}| \text{ (False)}$$

∴ PMOS is in linear region.



Case V: $V_I < V_{DD} - |V_{TP}| - \Delta$ & $V_I > V_M$



When $V_I = V_{DD} - |V_{TP}| - \Delta$ (Small incremental Voltage)

$$V_{GS,N} = V_{DD} - |V_{TP}| - \Delta > V_{TN} \text{ (ON) NMOS}$$

$$V_{GS,P} = V_{DD} - (V_{DD} - |V_{TP}| - \Delta) = |V_{TP}| + \Delta > |V_{TP}| \text{ (ON) PMOS}$$

* From the I-V curve, NMOS is in linear & PMOS is in saturation region.

NMOS

$$V_{DS} \geq V_{GS} - V_{TN} \text{ for saturation}$$

$$V_0 \geq V_I - V_{TN}$$

$$\Delta_1 \geq V_{DD} - |V_{TP}| - \Delta_2 - V_{TN}$$

$$\Delta_1 \geq V_{DD} - (V_{TN} + |V_{TP}|) - \Delta_2 \text{ (FALSE)}$$

∴ NMOS is in Linear Region

PMOS

$$V_{SD} \geq V_{SG} - |V_{TP}| \text{ for saturation}$$


$$V_{DD} - V_0 \geq V_{DD} - V_I - |V_{TP}|$$


$$V_0 \leq V_I + |V_{TP}|$$

$$\Delta_1 \leq V_{DD} - |V_{TP}| - \Delta_2 + |V_{TP}|$$


$$\Delta_1 \leq V_{DD} - \Delta_2 \text{ (true)}$$

∴ PMOS is in Saturation.






* Final transfer curve of an inverter is -



* As V_I changes from 0 to V_{DD} } NMOS transitions from OFF \rightarrow SATURATION \rightarrow LINEAR
 PMOS transitions from LINEAR \rightarrow SATURATION \rightarrow OFF.



* Let's try to evaluate V_M (i.e. the voltage @ which $V_I = V_O$)

* Recall that in case III ($V_I = V_O = V_M$), both NMOS & PMOS are in saturation.

$$I_{D,NMOS,SAT} = I_{D,PMOS,SAT} \quad (\text{ignoring channel length modulation})$$

$$\frac{1}{2} \mu_n \left(\frac{W}{L} \right)_N (V_{GS} - V_{TN})^2 = \frac{1}{2} \mu_p \left(\frac{W}{L} \right)_P (V_{GS} - |V_{TP}|)^2$$

$$K_N [V_M - V_{TN}]^2 = K_P [V_{DD} - V_M - |V_{TP}|]^2$$

$$V_M - V_{TN} = \sqrt{\frac{K_P}{K_N}} [V_{DD} - V_M - |V_{TP}|]$$

$$\text{Define } \beta = \sqrt{\frac{K_P}{K_N}}$$

$$V_M - V_{TN} = \beta [V_{DD} - V_M - |V_{TP}|]$$

$$V_M [1 + \beta] = \beta [V_{DD} - |V_{TP}|] + V_{TN}$$

$$V_M = \frac{V_{TN} + \beta [V_{DD} - |V_{TP}|]}{1 + \beta}$$

* V_M (also called "Switching Voltage" or "Trip-point voltage" of an inverter) is a function of

$$V_{TN}, |V_{TP}|, \mu_n, \mu_p, \left(\frac{W}{L} \right)_N \text{ \& } \left(\frac{W}{L} \right)_P.$$

* The only design parameter (available for designers) is $\left(\frac{W}{L} \right)_N$ & $\left(\frac{W}{L} \right)_P$

* Consider the special case where $V_{TN} = |V_{TP}|$ and $\beta = 1$

$$V_M = \frac{V_{TN} + V_{DD} - V_{TN}}{2} = V_{DD}/2$$

$$V_M = \frac{V_{TN} + V_{DD} - V_{TN}}{2} = V_{DD}/2$$

i.e. for a exactly symmetric inverter (switching voltage $V_M = V_{DD}/2$) $\beta = 1$ AND $V_{TN} = |V_{TP}|$.

$$\beta = 1 \Rightarrow K_n = K_p \Rightarrow \mu_n (W/L)_n = \mu_p (W/L)_p$$

$$\frac{(W/L)_p}{(W/L)_n} = \frac{\mu_n}{\mu_p}$$

* For same PMOS & NMOS channel length [usually L_{min}],


$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p}$$

i.e. the ratio of PMOS to NMOS width = ratio of electron to hole mobilities.


* Typically $\mu_n = f \cdot \mu_p$ & $f = 2$ or 2.5 or 3 .

* Note that if $V_{TN} \neq |V_{TP}|$ (which is usually the case), $W_p/W_n \neq \mu_n/\mu_p$ for $V_M = V_{DD}/2$

* Let's go back to the transfer curve of the inverter.




* The inverter's function is to operate as a digital switching logic without amplifying noise. Amplifying noise can change the logic level at the output.




* For faithful operation, we need to define noise margins of the inverter (V_{OH} & V_{IL} inputs).

* Before Point (A) on the transfer curve, the magnitude of the slope is either 0 or < 1
 \Rightarrow No amplification happens (\because slope corresponds to gain)


* After Point (C) on the transfer curve, the magnitude of the slope is either 0 or < 1
 \Rightarrow No amplification happens (\because slope corresponds to gain)






- * V_I below V_{IL} are not amplified, V_I above V_{IH} are not amplified.
- * In region (B) the inverter is acting as an amplifier with maximum gain [Both PMOS & NMOS in the saturation Region] \rightarrow For analog designers
- * We define Noise margin High (NM_H) & Noise margin Low (NM_L)

$$NM_H = V_{DD} - V_{IH} \quad \& \quad NM_L = V_{IL}.$$




_____ x _____ x _____

Transient characteristics of the inverter :-



- * Let's define propagation delay as the time taken for the output to reach 50% of the maximum
- ↳ $t_{p,HL}$ \rightarrow propagation delay when o/p goes from high to low
- $t_{p,LH}$ \rightarrow propagation delay when o/p goes from low to high

- * when $V_I = 0$, PMOS is ON & the equivalent circuit is



$$V_O = V_I (1 - e^{-t/RC})$$

$$\text{For } t = t_{p,LH}, \quad 0.5V_I = V_I (1 - e^{-t_{p,LH}/RC})$$

$$\Rightarrow t_{p,LH} = 0.69 R_{ON,p} C.$$

- * Recall that the PMOS goes OFF \rightarrow SATURATION \rightarrow LINEAR region Assuming the time spent in saturation region is very small (for first-hand performance calculations),

$$R_{ON,p} = \frac{1}{\mu_p C_{ox} \left(\frac{W}{L}\right)_p (V_{DD} - |V_{TP}|)}$$

$$R_{ON,P} = \frac{1}{\mu_p C_{ox} \left(\frac{W}{L}\right)_P (V_{DD} - |V_{TP}|)}$$

* Similarly for NMOS; $t_{p,HL} = 0.69 R_{ON,N} C$

$$R_{ON,N} = \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right)_N (V_{DD} - V_{TN})}$$

* For symmetric inverter, $t_{p,LH} = t_{p,HL}$.

$$\therefore 0.69 R_{ON,P} C = 0.69 R_{ON,N} C$$

$$\Rightarrow \underbrace{\mu_n C_{ox} \left(\frac{W}{L}\right)_N}_{K_N^2} [V_{DD} - V_{TN}] = \underbrace{\mu_p C_{ox} \left(\frac{W}{L}\right)_P}_{K_P^2} [V_{DD} - |V_{TP}|]$$


$$\left(\frac{K_P}{K_N}\right)^2 [V_{DD} - |V_{TP}|] = V_{DD} - V_{TN}$$

$$\beta^2 [V_{DD} - |V_{TP}|] = V_{DD} - V_{TN} \quad \text{--- (1)}$$

* Condition (1) above is true provided $V_{TN} = |V_{TP}|$ & $\beta = 1$ [one of the earliest conditions]

This is the same condition we got for $V_M = V_{DD}/2$!!!

* We define rise-time (t_r) & fall-time (t_f) as 20% to 80% V_{DD} time & vice versa.



* Under the same concept, if $t_{p,LH}$ & $t_{p,HL}$ are symmetric t_f & t_r will also be symmetric!

\therefore Provided $V_{TN} = |V_{TP}|$, if by design $\beta = 1$ (i.e. $\frac{W_P}{W_N} = \frac{\mu_n}{\mu_p}$), we get

$$\left. \begin{array}{l} \text{(i) } V_M = V_{DD}/2 \\ \text{(ii) } t_{p,HL} = t_{p,LH} \\ \text{(iii) } t_r = t_f \end{array} \right\} \text{Symmetric inverter.}$$

* For an inverter, we can define the following

(a) Static characteristics:

(i) V_M (switching voltage)

(ii) $V_{IH}, V_{OH} \in N_{MH}, N_{ML}$ (Noise Margins)

(b) Dynamic characteristics:

(i) $t_{p,LH}$ & $t_{p,HL}$ (Low to High & High-to-low propagation time)

(ii) $t_p = \frac{t_{p,LH} + t_{p,HL}}{2}$ (total propagation time)

(iii) t_r & t_f (Rise & fall time)

(iii) t_r & t_f (Rise & fall time)

* To design a symmetric inverter, i.e.
$$\begin{bmatrix} V_M = V_{DD}/2 \\ t_{p,HL} = t_{p,HL} \\ t_r = t_f \end{bmatrix}$$

if $V_{TN} = |V_{TP}|$, For a given minimum length (L_{min}), $\frac{\omega_p}{\omega_n} = \frac{\mu_n}{\mu_p}$

→ This will be the starting point for your simulations.

→ In a practical Process Design Kit (PDK), $V_{TN} \neq |V_{TP}|$

⇒ To achieve symmetric conditions ω_p, ω_n must be tuned.