


Lecture-13

Recall that the standard cell library has



* Recall that after synthesis and physical design, we get the layout and spice network from the tool. However spice simulation of such large circuits are not practical (in terms of simulation time)

↳ we spice simulation required for analog simulations (continuous time & continuous amplitude)


↳ But for digital simulation (discrete time & discrete amplitude), we don't need the accuracy & precision of analog simulations.

* Also, when the tool is stitching the top level circuit / layout, the tool needs the following informations

- 1) delay of each cell (in a text file)
- 2) Power of each cell (in a text file)
- 3) Routing (metal trace) information with physical coordinates (in a text file)

* 1) & 2) are provided in a standard "**LIBRARY FILE**" or (.lib)
3) is provided in a standard "**LIBRARY EXCHANGE FORMAT**" or (.lef)
(LBF file)

LEF: A LBF file abstracts only the relevant physical information from the layout to be used by the digital tools.




← Actual Layout

← Information abstracted from layout for routing purposes.

(only metal info is required for routing !!)

Inventory Example:-




- ∴ LEF file tells the tool
- what coordinates every cell has a physical i/p and o/p pin to create routing (wiring)
 - what paths to avoid while routing (wiring) (obstructions)

— x — x

LIB FILE

* Consider that based on the HDL file that you have written, the synthesis tool builds the following network of gates



* A design has a (a) timing constraint (max f_{clk}) and/or power constraint.


i.e. logic delays must be optimized.

i.e. can pick a few $\times 6, \times 8$ strength gates for max f_{clk} (but power?)

⇒ Depending on constraints, gates have to be chosen from the library by the tool ⇒ The tool must be already aware of delays of the gate !!!

∴ Tool will read .lib file and finds delay of each cell.

* Consider the N/W below,



→ To decide the strength of this cell, the tool needs two informations (i.e. t_p of cell)

- (i) Rise/fall time @ input of this cell
- (ii) Output capacitance this cell has to drive.

→ (i) is the input specified by designer in this case & known.

(ii) is the 3 i/p NAND gate input capacitance and tool does not have this information


⇒ .LIB must have i/p cap of all pins of all cells.

* Also, the tool must know the delay of the gate for all possible combinations of input rise/falls (also called slew) and output capacitors. This is usually created in the form of a look-up table.

Inverter prop. delay t_p		Cap load (pF)			
		0.1	0.25	0.5	1
o/p Slew (ps)	10	t_{p1}	t_{p2}	t_{p3}	
	100		-	-	
	500	:			
	1000	(t_{p16}

Example :-


Example :-




To find delay of gate, the tool goes to the .lib file and maps

(a) Input skew of NAND \rightarrow o/p RISE time of DFF

(b) Output cap of NAND \rightarrow I/p CAP of MUX.



* If the skew and cap do not exactly lie on the table, the tool uses a non-linear delay model (NLDm) to compute the delay.



\therefore .lib file has (a) Input pin capacitance

(b) Timing tables LUT (skew vs cap) for

- 1 LUTs
- (i) cell-rise (i.e propagation delay when o/p rises)
 - (ii) cell-fall (" " " falls)
 - (iii) rise transition, t_r @ o/p
 - (iv) fall transition, t_f @ o/p

(c) Static/leakage power (after o/p has settled)

(d) Dynamic power tables LUT (i/p skew vs o/p cap) for

- 2 LUTs
- (i) rise-power (i.e dynamic power when o/p rises)
 - (ii) fall-power (i.e dynamic power when o/p falls)

2 LUTs { (i) rise-power (i.e. dynamic power when o/p rises)
(ii) fall-power (i.e. " " " falls).
These power are dominated by short circuit power!!

For combinational logic, we have additional info in the .lib file

(d) Setup timing tables (LUT D skew vs CLK skew)

2 LUTs { (i) Fall constraint (i.e. $F \rightarrow 0$ falls)
(ii) Rise constraint (i.e. $F \rightarrow 1$ rises)

(f) Hold timing tables (LUT D skew vs CLK skew)

2 LUTs { (i) Fall constraint (i.e. $F \rightarrow 0$ falls)
(ii) Rise constraint (i.e. $F \rightarrow 1$ rises)