EE 618 (ZELE) CMOS Analog VLSI Design Quiz-2

Date: 16th October 2023

Duration: 1 Hour

Max. Marks: 25

rout = rolligm grounds

ACADEMIC HONESTY POLICY—IIT BOMBAY (https://www.iitb.ac.in/newacadhome/rules.jsp)
Copying in exams has serious consequences.

Do not communicate with other students during exams

Do not carry unauthorized material during exams


Do not make changes in valued answer books


Do not communicate with others during tollet breaks during exams

State your assumptions clearly, if any.

Ignore body effect ($\gamma = 0$) unless it is explicitly mentioned or shown in the circuits below.

Q1. For the circuits below, calculate the total output noise voltage (V_{neut}²) and input referred noise voltage(V_{lneg}²). Show the intermediate steps. [18 Marks]





Q3. Draw the detailed schematic diagram of CMOS bandgap reference circuit using PNP bipolar transistors.

Clearly annotate each detail. Derive the expression for the output voltage of your circuit.

You can assume V_{DD} = 1.5V. [4 Marks]

CICA

I,=Ia.

L

Visit