EE671: VLSI DESIGN AUTUMN 2024-25 LECTURE-1

LAXMEESHA SOMAPPA

DEPARTMENT OF ELECTRICAL ENGINEERING

IIT BOMBAY

laxmeesha@ee.iitb.ac.in




OVERVIEW OF CHIP FABRICATION (COURTESY: BRANCH EDUCATION YOUTUBE)

<u>Click</u> to the Video on Chip Fabrication




INTEL 8086



8086 IC/CHIP/DIE

EE671: VLSI Design





40 PIN DUAL-INLINE PACKAGE (DIP)


laxmeesha@ee.iitb.ac.in

TRANSISTOR SCALING (MOORE'S LAW)

Moore's Law: The number of transistors on microchips doubles every two years Our World


in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.





TRANSISTOR SCALING



- ☐ W: MOS Width, L: MOS Length (design choice)
- □ W_{min}: Minimum MOS Width, L_{min}: Minimum MOS Length
- \Box t_{ox}: Oxide thickness (fixed for a given technology)
- □ ND: Doping concentration (fixed for a given technology)
- **□** κ: Scaling factor (from one technology to another)




TRANSISTOR SCALING

- What are the benefits in technology scaling?
 - □ Transistors length becomes smaller → Faster
 - ☐ Circuits get Smaller & Faster
 - More transistors fit in a chip (same area)
 - □ Double advantage in performance: Speed and Density (increased functionality)
- ☐ If all dimensions (length, width of MOS) scale by a factor "κ"
 - Area shrinks by a factor κ²
 - $\square \kappa = \sqrt{2}$, Area shrinks by half (remember Moore's law)
 - ☐ The dimension/feature size is called a "Technology node"
 - □Eg: 180nm \rightarrow 130nm \rightarrow 90nm \rightarrow 65 nm \rightarrow 45nm etc.




Transistor Scaling (Looking Ahead)






Brief overview of VLSI digital design






Brief overview of VLSI digital design: Fab




COURTESY: BITS&CHIPS

Brief overview of VLSI digital design: Example Die





Brief overview of VLSI digital design



State again, sparing

What are we learning in this course?

