

* Re-evaluate Noise Margin

of In the class, we discussed NMH & NML as

 $NM_H = V_{n_0} - V_{\Sigma_H}$ & $NM_L = Y_{\Sigma L} - O$ considering a single inventor.




* But practically, each inventor drives another inventor (or other logic)



* The next stage inverted will consider any Voltage below Y_{IL} @ its light as logic-low & could consider any Voltage above Y_{IR} @ its inject as logic-high.


* The previous stage (on olf any Voltage between Vol & Volt as outlet high (defending on its ilf) & it (an olf any Voltage between 0 & Volt as outlet -low (defending on its ilfo)

* When the provious stage outlints VoH as off (it is still a Valid (ogic-high Voltage), the amount of margin we have for the noise is studied (i.e an addition of noise can make the ilf to the rixt inventor helow $V_{\Sigma H}$ or $V_{OH} - Noise) < V_{\Sigma H}$, leading to wrong off).



Capacitance of MOSFET:

9) Due to channel:



+ When the MOSFET is ON (linear of Schwiction), there wills a Capacitance howcan gate & Source (CGs)

ic hop-plot of (of -) Sete Meral dielectric -> Sok oxide

a bottom-plate of lop -> Channel Connected to howce

* When the MOPFET is in linear rugion, there also exists a cafacitance lift gote & Dooin (Con)


(Remember, in soluration, the channel does not extend to the drain because of depletion, hence no copositence lit got & drain)


-: Effectively -




when 408 is in linear stegion

b) Due to junctions (P-N):







- * There is a P-N junction on the bottom vide of the source (and corresponding top surface of substrate)

 Of Cj is the junction Cop Junit area Chottom = Cj XW X Ls
- of the side towards the Gate)

 The defith Xj is fixed for a given process. Of Csw is the side wall cof funit area,

 Of Cjsw is the side-wall cafacitance,

$$C_{jsc} = C_{sw} \times \left[(\chi_{j} \times L_{s}) + (\chi_{j} \times L_{s}) + (\chi_{j} \times L_{s}) \right]$$

$$Sidewall 1 Sidewall 2 Sidewall 3$$

$$area area$$

$$= C_{sw} \times_{j} \left[\chi_{L_{s}} + w \right]$$

$$C_{jsw} \Rightarrow Perfands on the technology$$

$$C_{jsw} = C_{jsw} \left[\chi_{L_{s}} + w \right]$$

- . Ceficitance due to junctions, also called diffusion Cefacitance is

+ Look out for "as, ad, ps, pd" spice for anchors in your arignment-1

Power Consumption

Three main factors contribute for power.

(a) Dynamic pount Consumption (Payn):-

* Consider the inventor circuit -

The energy supplied by the nours is confided by integrating source power is $E_{sour} = \int_0^\infty V_{h0} \cdot I(t) dt$

For a switching RC. circuit,
$$I(t) = \frac{V_{no}}{R} \left[e^{t/k} \right]$$
 (Assuming zero charge on C intally in Capacity of Capacity for country)

... Esoure = VnD. VnD (etlec) dt

The energy should on a capacity is 1/2cv2 = 2cv2 is lost on the remoter throughout as hat

* Now consider the case when influt is logic high and the cap was previously charged to Yno by the 17403 switch. The equivalent model is:

NHUS ON RAISENER TO TO

At the end of they the total charge on the effection is zero (cic, Vo is O, or the cop is fuzzy or what you continued)

Suc all the charges on the referror are lost, the enough of cop (1/202) must be dishipated on the starishor.

: 1/2622 is lost on the swints , this time on the Nors side (1)
(d.M. hate as heat)


* At the end of the operation, a total of Cv^2 ($\frac{1}{2}cv^2$ on PMOS side & $\frac{1}{2}cv^2$ on NMOS) energy is last /distincted in the circuit [this energy is provided by the supply $\frac{1}{2}cv^2$

.' Enryy dimilation -> of CV2

Power = Ehopy Time

* Assuming that the NHOS & PHOS (in our court above) are periodically swritching with period T (or frequery f)

(b) Power due to short - wranit fath (Psc).



MOSPET'S heavishon Lit OFF LINEAR & SATURATION

VID

VID

Isc


Isc

Star

Taupren:

A Direct worned fath from Vop to ground

(C) Static pour Consumption (Prot) (due to leckage current):





-> Revenu biand diodes (Drain-bulk)


(Source-bulk diode will have you potential & it is

19000d)





(Source - bulk doods will have you potential & it is ignored)



Pstat = Yno x I stat.


Total Power Consumption

Plot = Pays + Psc + Pstatic

Note on the short - (manit Current.


For a given infut transition consider two cares

(a) Voy small capacitonic:



* This Gase, the 1940s will be in Saturation majority of the transition time => thiston ruby - circuit current

(5) Voy Large Cafacitance:-



* This Gase, the PMOS will be in Saturation only for a small intrival of transition time

=> Reduced short - circuit current

.. Peak short-concert current is a function of infant AND outfut Voltage transition times.