



* We will sudraw the tre edge triggored FF as below.



* We can push inventor In to the output Q. This will shield the memory element of the second latch Iron external capacitance. i.e,




- * Functionally, there is no change in the operation. (You can verify by farting influt @ D and checking 9)
- * Note that the Top has invuand, Top = tp TG3 + tp Is + tp Is, + tp Is.
- * The above DFF that we implemented has a symbol -> Dg
 * This one of the baric cell in a standard cell 1. Lowry.
- * A vorilog Code like below, will be syntherized by the tool to this DFF that we have designed

Another baric (cell in any standard (cell library is a DFF with react by Rever can be asynchronous (i.e. $\varphi=0$ when RST=1)

Rever can be synchronous (i.e. $\varphi=0$ when RST=1 and those is a CLK edge)

Let's look at DFF with asynchronous RST. Consider our previous DFF when RST=1 and those is a CLK edge.)




* A New logic has to be involted for RST after all the This J vince anynchronous should be independent of CLK. Since $\varphi=0$, Node Q, must immediately go to 1 when RST arrives.

* A logic gate that provides an olp of I when one of the infut is fixed is : NAMI)


i.e.
$$A = B = Y$$
 $0 = 0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$
 $0 = 1$


* A 2 ilp NAND can act as an Inventor or fixed logic-1 olp bared on infut.

.i. Let's organ Is inventor with a NAND gate.



I since thou are two memory elements (i.e 2 lateles) in this FF, both memories need to be suret. Iz or I3 needs to be supplied by a NAND gate. To find out which, trace back from the output side as follows.





A Vorilog Code like below, will be syntherized by the tool to this DFF that we have disigned.

always e (pordge CLK or RST)


begin

if (RST) $g \leftarrow 0$,


else


and

+ Now, lets switch four to a DFF with synchronous RST




I since we cannot change latch-2, latch-1 cannot be changed as well. (since DF is hait wing the similar latcher). Additional concert must be added before latch-1.





i'e if RST=1, the DFF latches O @ the edge!! (Synchronous RST)

If RST=0, NAMID gak coes like an involute, which is Own DFF



b) T_K:
CLK


CLK

Keep moving D' transition towards clock edge until

9 dos not change state

c) Top: - Having known To & Th Myly D& UK, without Violeting stelly & hold critoria. Now findout 50-1 of UK to 50-1 of 9 delay.


* One final note on DFF



On a chip, it is imporative that you studence the cap load on the clock line, to studence towner consumption: P= CV2f of already high for clock

C: defends on how many trosfets it is driving

The DFF above has total of 8 MUS with CLK or CLK drive. There are during to suduce this clock load One of the popular during is to remove two Tis.



* Assume Noac P had logic I due to the previous state of the latch.

* Now, when (LK:0, a new D ifut of logic-1 as affled.


* At node P, I, and I3 are fighting for dominance.

I, wants to enforce logic 0 on P

Is wants to enforce logic 1 on P

I We want I, to win sink we want to enforce the new igher into the later

f We want I_1 to win sink we want to enforce the new ight into the letch. L Jo ensure thus I_3 strength must be very small []



Is and I6 are weak inventors. We will a or L is increased for both PMOS & KIMOS 11 \times This kind of logic is called "Ratio" of logic" I me we study on tratio of strengths (Strength of I, VS I3) to ensure functionality

* Observe that the starty time calculation is not straight forward sink it defends on the sizing of In & Iz 111. Design is not straight forward