




Lecture - 9

We continue our discussion on stick diagram.

* 4 input NAND gate



* Now consider the logic $Y = A(B+C) + D.E$



* To determine the ordering of gates (or poly), form a common Euler path on the PMOS and NMOS side


↳ A Euler path dictates a traversal through all nodes exactly once

Eg: The path DBCAE → No path on NMOS side

DEBAC → No path on PMOS side

CBADE → No path on PMOS side

BCADE → ✓



* So far we have looked at following cells in the standard cell library

- INVERTER
 - 2NAND
 - 3NAND
 - 4NAND
 - 2NOR
 - 3NOR
 - 4NOR
- } different strengths
X1, X2, Xh etc
- ↓
different inputs

* Other useful combinational logic cells are 2to1 multiplexer, XOR gate, AOI (AND-OR-INVERT), OAI (OR-AND-INVERT) etc

* We will look at XOR gates later. Now consider the 2to1 multiplexer

* Remember: if (s)
begin
end

This Verilog code will be synthesized as a 2-to-1 multiplexer with 's' as select


```

begin
.
end
else
begin
.
end

```


This Verilog code will be synthesized as a 2-to-1 multiplexer with 's' as select

* For a 2-to-1 MUX, $Y = A\bar{S} + BS$



To implement the static CMOS logic,


$$Y = \overline{A\bar{S} + BS} = \overline{(A\bar{S})} \cdot \overline{(BS)} = (\overline{A} + S) \cdot (\overline{B} + \bar{S})$$



Total of 14 MOS to implement a 2-to-1 MUX.

* Now consider another implementation.

$$Y = A\bar{S} + BS, \quad Y_1 = \bar{Y} = \overline{A\bar{S} + BS} \rightarrow \text{First implement this CMOS} \\ \& \quad Y = \bar{Y}_1 \rightarrow \& \text{ invert the output.}$$



Total of 12 MOS only to implement a 2-to-1 MUX !!!

* Homework :- Figure out the sizing and the stick diagram for MUX.

* Consider an AOI22 gate. 22 implies 2 inputs each (total 4 inputs) to AND gate.

$$Y = \overline{(AB) + (CD)}$$

* An OAI22 gate will have

$$Y = \overline{(A \& B) (C \& D)}$$

* An OAI22 gate will have

$$Y = (A+B)(C+D)$$

* Homework - work out the MOS schematic and stick diagram for these gates


— x — x —

* From a full chip perspective, interconnects are an important aspect. There are usually metal lines that connect different points on a chip.

* A modern chip (say 10mm x 10mm) has total interconnect lengths up to few kms to 10's of kms.
mm kms **COMPLEX ROUTING!!!**

* While modern tools handle the complex routing, it is important to have understanding of the impact of an interconnect on a chip.

* Consider a metal shown below, on a substrate. Usually there is an oxide (typically SiO₂) around the metal acting as insulator between adjacent metals.



• The resistance of the wire is given by $R = \frac{\rho L}{A}$. Usually Aluminium is used as metal (today there are also copper being introduced due to lower ρ)

$$R = \frac{\rho \cdot L}{w \times H}$$

$$= \left(\frac{\rho}{H} \right) \frac{L}{w}$$

→ Constant for a given process/technology

$$R = \left(\frac{\rho}{H} \right) \frac{L}{w}$$

ρ → Sheet resistance and the number is provided by the fabrication foundry for poly, and different metals.
 Using this number we can compute R , by simply multiplying by our designed (L/w)

• The capacitance (bt metal & substrate) is


$$C = \frac{\epsilon_0 \epsilon_r A}{d} = \frac{\epsilon_0 \epsilon_d (L \cdot w)}{t_d} \quad \epsilon_d = 3.9 \text{ for SiO}_2$$

$$C = \left(\frac{\epsilon_0 \epsilon_d}{t_d} \right) (L \cdot w)$$

→ Constant for given technology.


• In modern chips, with scaling "w" has to decrease to increase the routing density

- o In modern chips, with scaling "w" has to decrease to increase the routing density (i.e. for the same area, N_{tr} of transistors $\uparrow \Rightarrow$ routing \uparrow)



Fringe fields are dominant (i.e. fringe capacitance)

* can be modeled as a cylindrical conductor (for fringe cap) in combination with plate conductor





* For intuition, we will start with zero fringe fields and see the impact of interconnect on the delay

* We can compute the time constant, τ as a measure of the delay due to interconnect

- * There are 2 approaches
 - (a) Lumped RC model
 - (b) Distributed RC model

(a) Lumped RC model




$$\tau = RC = \rho_D \frac{L}{w} \times \left(\frac{\epsilon_0 \epsilon_d}{t_d} \right) L \cdot w$$


$$\tau = \left(\frac{\rho_D \epsilon_0 \epsilon_d}{t_d} \right) L^2$$

* Doubling the interconnect length $L \rightarrow$ quadruples the delay !!!


(b) Distributed RC model



* Divide line into "N" segments of length L/N



Consider the network -



* From Elmore's delay, we can compute τ upto a first order as

$$\tau = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3 + \dots + (R_1 + R_2 + \dots + R_N) C_N$$

in our case, $R_1 = R_2 = \dots = R_N = r$

$$C = (C_1 + C_2 + \dots + C_N) \cdot N$$

in our case, $R_1 = R_2 = \dots = R_N = r$
 $C_1 = C_2 = \dots = C_N = c$

$$\tau = rc [1 + 2 + 3 + \dots + N] = rc \frac{N(N+1)}{2}$$

Also, $r = \rho_D \left(\frac{L}{N}\right) \frac{1}{W}$ and $C = \left(\frac{\epsilon_0 \epsilon_d}{t_d}\right) \left(\frac{L}{N}\right) \cdot W$

$$\therefore \tau = \rho_D \left(\frac{L}{N}\right) \frac{1}{W} \times \frac{\epsilon_0 \epsilon_d}{t_d} \left(\frac{L}{N}\right) W \cdot \frac{N(N+1)}{2}$$


$$\tau = \left(\frac{\rho_D \epsilon_0 \epsilon_d}{t_d}\right) L^2 \cdot \frac{N(N+1)}{2N^2}$$

* For very fine segments $N \rightarrow \infty$ and $N(N+1) \rightarrow N^2$

$$\therefore \tau = \left(\frac{\rho_D \epsilon_0 \epsilon_d}{t_d}\right) \frac{L^2}{2}$$

* The lumped RC model is a pessimistic delay model for an interconnect!!!

* There are also coupling capacitance b/w adjacent metal traces.




* There are complex design challenges that cannot be solved (for digital design) using pen-paper and we have to use design tools

* While the tool does all the internal delay computation during routing, a model called as "wireline model" has to be fed as input to the tool. This "wireline model" data comes from the fabrication foundry and has details on the R, C and L of the different interconnects (Metal1, Metal2, etc).

* A few things to notice

* We have ignored "L" effect. However, a wire with high frequency excitation (eg: clock line) behaves like a high impedance line


* At high frequencies :- effect of "skin depth" comes into play. and the "skin depth" $\propto 1/\sqrt{f}$



Intuitively, the cross-section area will reduce (WH vs $2(W+H)\delta$) and $R \uparrow$ ($\because R \propto 1/A$)

Intuitively, the cross-section area will reduce (WH vs $2(W+H)\delta$) and $R \uparrow (\because R \propto 1/A)$

* Further, the RC delay line model will have to be replaced by an equivalent RLC model.



Now we deal with transmission lines (Reflection, Standing waves etc) which is outside the scope of this course