


## Lecture - 12

\* Constraints / Restrictions on clock period / frequency and combinational delay

\* Any design implemented will be a finite state machine (FSM) with inputs, registers, combinational logic and outputs.




\* The combinational logic delay is input dependent and has a minimum & maximum delay based on the input conditions.

↳  $t_{pc(min)}$  and  $t_{pc(max)}$

\* DFF-1 and DFF-2 :  $t_s, t_h$  and  $t_{cq}$ .


\* To avoid any setup violations:-



$$\Rightarrow T_{clk} > t_{cq} + t_{pc(max)} + t_s$$

↓  
Setup-time violation puts restriction on max clock frequency

\* To avoid any hold violations -



Y2 must change after  $t_h$  to avoid race conditions (Non-logic Voltages)

$\leftrightarrow t_H \rightarrow V_2$  must change after  $t_H$  to avoid race conditions (Non-logic Voltages)

$$t_H < t_{eq} + t_{pc(min)}$$



$$\Rightarrow t_{pc(min)} > t_H - t_{eq}$$

↓  
Hold-time violation puts limit on minimum combinational delay

\* Two important building blocks of any digital IC is an "Adder" and a "Multiplier":  
\* Used in ALU in a processor, FIR filters (DSP), MAC in ML engines etc.

\* The basic standard cells required to build an adder and multiplier are

↳ Half adder (HA)  
↳ Full adder (FA)



\* Half adder (HA)

A	B	Sum	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \bar{A}B + A\bar{B} \rightarrow \text{Either static MUX or static CMOS logic}$$

$$\text{Cout} = AB \rightarrow \text{NAND + NOT}$$

\* Full adder

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

		Cout			
Cin	AB	00	01	11	10
	0			1	
1		1	1	1	1


$$\text{Cout} = AB + BC_{in} + C_{in}A$$

		Sum			
Cin	AB	00	01	11	10
	0		1		1
1		1		1	

$$\text{Sum} = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$Sum = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + ABC_{in}$$

\* Let's say we implement an 8-bit adder. ( $A[7:0]$  added with  $B[7:0]$ )



\* In the worst-case scenario, carry out will propagate from FA to FA-1 → FA-2 → ... → FA-7

⇒ The critical path (worst-case delay) will be because of "Cout" logic and not "Sum" logic


\* What if we generate "Cout" first and generate "Sum" from "Cout".

↳ This will mean while Cout is propagating, sum will be simultaneously generated

\* Consider

$$C_{out} = AB + BC_{in} + C_{in}A$$

$$\overline{C_{out}} = \overline{A}\overline{B} + \overline{B}\overline{C}_{in} + \overline{C}_{in}\overline{A}$$



\* Speciality of logic!!! If  $A, B, C_{in}$  are taken as input,  $O/p = C_{out}$

If  $\overline{A}, \overline{B}, \overline{C}_{in}$  are taken as input,  $O/p = \overline{C_{out}}$

\* Now consider  $\overline{C_{out}}(A+B+C_{in}) = (\overline{A}\overline{B} + \overline{B}\overline{C}_{in} + \overline{C}_{in}\overline{A})(A+B+C_{in})$

$$= \overline{A}\overline{B}C_{in} + A\overline{B}\overline{C}_{in} + \overline{A}B\overline{C}_{in}$$



$$\Rightarrow Sum = \overline{C_{out}}(A+B+C_{in}) + ABC_{in}$$



Can generate Sum from Cout ⇒ Cout will go to next stage first while sum of present stage is getting computed!!

\* Static CMOS implementation:-

$$C_{out} = AB + BC_{in} + C_{in}A = AB + C_{in}(A+B)$$

$$Sum = \overline{C_{out}}(A+B+C_{in}) + ABC_{in}$$





\* Recall:-

$$\begin{aligned} C_{out} &= AB + BC_{in} + C_{in}A \\ \overline{C_{out}} &= \overline{AB} + \overline{BC_{in}} + \overline{C_{in}A} \end{aligned} \quad \left. \vphantom{\begin{aligned} C_{out} &= AB + BC_{in} + C_{in}A \\ \overline{C_{out}} &= \overline{AB} + \overline{BC_{in}} + \overline{C_{in}A} \end{aligned}} \right\} \textcircled{1}$$

\* If so happens, this is also true for "Sum" logic

$$\begin{aligned} \text{Sum} &= \overline{AB}C_{in} + \overline{A}B\overline{C_{in}} + A\overline{B}\overline{C_{in}} + ABC_{in} \\ \overline{\text{Sum}} &= AB\overline{C_{in}} + A\overline{B}C_{in} + \overline{A}BC_{in} + \overline{A}\overline{B}\overline{C_{in}} \end{aligned} \quad \left. \vphantom{\begin{aligned} \text{Sum} &= \overline{AB}C_{in} + \overline{A}B\overline{C_{in}} + A\overline{B}\overline{C_{in}} + ABC_{in} \\ \overline{\text{Sum}} &= AB\overline{C_{in}} + A\overline{B}C_{in} + \overline{A}BC_{in} + \overline{A}\overline{B}\overline{C_{in}} \end{aligned}} \right\} \textcircled{2}$$

\* ① & ② indicate that the "Sum" and "Carry" functions are their own complements!

\* In CMOS we interchange series & parallel configurations (on NMOS & PMOS side)

↳ this ensures that pull-up (PMOS) & pull-down (NMOS) networks are complementary!

⇒ For NMOS and PMOS we can use the same configuration on PMOS and NMOS side.

