EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA

DEPARTMENT OF ELECTRICAL ENGINEERING

IIT BOMBAY


laxmeesha@ee.iitb.ac.in




LECTURE – 23 PHYSICAL DESIGN




PHYSICAL DESIGN




MOTIVATION



Typical ESD protection circuit




Typical Analog I/O PAD




Typical bi-directional, programmable digital I/O PAD

PHYSICAL DESIGN



PHYSICAL DESIGN: FLOORPLAN

- ☐ Floor planning:
- ☐ Define core area size (Area: Width & Height)
- ☐ Create cell rows (std cell height)
- ☐ IO placement:
 - ☐ Define what kind of IO
 (analog/digital/VDD/VSS)
 should reside where
- ☐ Macro cell placement:
 - ☐ Macros are modules for which you already have a layout (Ex: third part memory, ARM core etc.)




Floorplan Width



PHYSICAL DESIGN: FLOORPLAN

- Macro Placement:
- Make smart choices:
 - ☐ Timing: be aware of what block talk to what so that you can place them closer (for minimal routing)
 - ☐ Macro pins oriented towards nearest standard cells
 - ☐ Distance of memory macro from standard cells
 - ☐ Plan to avoid routing congestion (number of connections from macro)




Floorplan Height



PHYSICAL DESIGN: FLOORPLAN


- ☐ Power Planning:
- ☐ Supply VDD/VSS to standard cells and Macros
- ☐ Complex designs:
 - □ Be aware of the power consumption of blocks IR drop on the power rail/grid degrades circuit performance



Floorplan Height




PHYSICAL DESIGN



PHYSICAL DESIGN: PLACEMENT

- ☐ Placement: mainly placement of std cells. Following steps:
 - Placement optimization
 - ☐ Timing optimization
 - ☐ Parasitic estimation based on global route (wire line model discussed earlier)
 - Congestion removal
 - ☐ Standard cell legalization




Floorplan Width



PHYSICAL DESIGN: PLACEMENT


- ☐ Placement optimization
 - ☐ Placing cells in the vicinity
- ☐ Timing optimization
 - \Box Size cells (x1, x2, x4..)
 - ☐ Buffer insertion
 - Based on wire delay and input capacitance








PHYSICAL DESIGN: PLACEMENT




Floorplan Width



PHYSICAL DESIGN: PLACEMENT LEGALIZATION




PHYSICAL DESIGN



PHYSICAL DESIGN: CTS MOTIVATION

 \square Positive clock skew: $\delta > 0$



$$T + \delta \ge t_{clk-Q} + t_{p-logic(max)} + t_s$$

$$\rightarrow$$
 T \geq t_{clk-Q} + t_{p-logic(max)} + t_s - δ




$$t_h + \delta \le t_{clk-Q} + t_{p-logic(min)}$$

$$\rightarrow$$
 $t_h \le t_{clk-Q} + t_{p-logic(min)} - \delta$



PHYSICAL DESIGN: CTS MOTIVATION

Negative clock skew: $\delta < o$



$$T - |\delta| \ge t_{\text{clk-Q}} + t_{\text{p-logic(max)}} + t_{\text{s}} \quad \Rightarrow \quad T \ge t_{\text{clk-Q}} + t_{\text{p-logic(max)}} + t_{\text{s}} + |\delta|$$

$$t_{\text{h}} - |\delta| \le t_{\text{clk-Q}} + t_{\text{p-logic(min)}} \quad \Rightarrow \quad t_{\text{h}} \le t_{\text{clk-Q}} + t_{\text{p-logic(min)}} + |\delta| \quad \text{(a)}$$


$$\rightarrow$$
 T \geq t_{clk-Q} + t_{p-logic(max)} + t_s + $|\delta|$

$$\rightarrow$$
 $t_h \le t_{clk-Q} + t_{p-logic(min)} + |\delta|$






Need clock to reach all points ideally at the same time – to avoid timing violations (setup/hold) due to clock skew





- Create a clock distribution network
 - ☐ Three broad categories:
 - Clock tree

 - Clock mesh Will not be covered in this course

- ☐ Clock tree: popularly used version is H-tree
- ☐ Recursively build H-style structure to match wire length
- ☐ Inserting a buffer at branching point
- ☐ More realistic: tapered H-tree








Floorplan Height






Floorplan Height

Insert clock buffers in the clock tree






Floorplan Height

Insert clock buffers in the clock tree






Floorplan Height

Insert clock buffers in the clock tree







Floorplan Height

Insert clock buffers in the clock tree






Floorplan Height



Floorplan




Floorplan Height

Insert clock buffers in the clock tree








Floorplan Height

- ☐ CTS Involves two steps:
 - ☐ Create clock tree
 - ☐ Insert clock buffers in the clock tree





Insertion Delay


Time taken by clock tree to transfer the clock signal to the sink

Skew

Difference between the insertion delays

Clock tree balancing

Achieve Identical insertion delay for all sinks



Insertion Delay


Time taken by clock tree to transfer the clock signal to the sink

Skew

Difference between the insertion delays

Clock tree balancing

Achieve Identical insertion delay for all sinks



Insertion Delay


Time taken by clock tree to transfer the clock signal to the sink

Skew

Difference between the insertion delays

Clock tree balancing

Achieve Identical insertion delay for all sinks



Insertion Delay

Time taken by clock tree to transfer the clock signal to the sink


Skew

Difference between the insertion delays


Clock tree balancing

Achieve Identical insertion delay for all sinks

- □ Note that the dynamic power is $\alpha CV^2 f$. For clock, $\alpha = 1$.
 - ☐ Insertion of clock tree → additional dynamic power!
- In order to reduce skew → we are burning area and power and insertion delay!
- \square Modern tools do better \rightarrow Clock concurrent optimization (CCopt) \rightarrow advanced topic




IBM power PC 2002: H tree



Intel Itanium 2005: H tree

PHYSICAL DESIGN



PHYSICAL DESIGN: ROUTING


- □ Netlist connections (RTL) must be realized through routing
- □ Current chips can have up to 10 layers of metal routing (Sky130 has 6 routing layers)
- □ Routing of a metal is done only in one direction (H or V)
 - □Ex: M1-H, M2-V, M3-H, M4-V ...
- ☐ Connections between metal layers: VIA
- ☐ To make the job of the router easy, routing is done on specified grids (grids are defined in process technology file)
- ☐ For each metal layer:
 - ■Minimum width
 - ■Minimum spacing



PHYSICAL DESIGN: ROUTING

■ Example:

Metals, VIAs & tracks




PHYSICAL DESIGN: ROUTING

- Routing: millions of nets ☐ Infinite possibilities to route: tedious job for the tool ☐ To simplify, split into three steps: □Global route □Center to center route of std cells. □ Find short route for timing critical nets. □ Resolve routing congestion. □ Predict crosstalk and correct. ☐ Track route □Assign tracks to global routes □Crosstalk free track assignment. ☐ More accurate than global route
 - ☐ Detail route
 - ☐ Most refined routing including VIAS.
 - □DRC clean




PHYSICAL DESIGN: ROUTING (GLOBAL)




EE671: VLSI Design, Autumn 2024/25


PHYSICAL DESIGN: ROUTING (GLOBAL)



PHYSICAL DESIGN: ROUTING (TRACK)




PHYSICAL DESIGN: ROUTING (DETAILED)





PHYSICAL DESIGN




PHYSICAL DESIGN: SIGNOFF

- ☐ Signoff: physical verifications before gdsII submission to foundry
- ☐ Important signoff verifications:
 - □STA: Static timing analysis
 - □DRC: design rule check of the entire chip
 - LVS: Layout vs schematic of the entire chip
 - ■Antenna DRC



PHYSICAL DESIGN: STA

- ☐ For every path, the timing check has to be performed to check if we meet the timing constraints not violating setup/hold
- ☐ Post physical design, we have added
 - □ routing RC delay of interconnect
 - ☐ Clock network clock skew minimization logic



$$T + \delta \ge t_{clk-Q} + t_{p-logic(max)} + t_{s}$$

$$t_{h} + \delta \le t_{clk-Q} + t_{p-logic(min)}$$

$$\rightarrow$$
 T \geq t_{clk-Q} + t_{p-logic(max)} + t_s - δ

$$\rightarrow t_h \le t_{clk-Q} + t_{p-logic(min)} - \delta$$




PHYSICAL DESIGN: STA

- ☐ STA: Analysis to check if a circuit meets the required timing
- ☐ Timing check against given user constraint
- ☐ Analysis is static in nature and not dynamic
 - ☐ Therefore not an actual simulation with clock cycles! (that would be dynamic)
 - ☐ Functionality is not checked!
 - ☐ Faster than an actual dynamic simulation
- Design is broken into set of timing paths
- ☐ Delay of each path is calculated: all paths must meet the timing constraint
 - ☐ Information on cell delay is coming from .lib files
 - ☐ Parasitic extraction (PEX) is performed delay of all interconnects
- ☐ At the end of STA, design should not violate setup or hold conditions in any path
- ☐ If setup violations are present, can be fixed by reducing clock (if it is okay). If not, try a different placement

PHYSICAL DESIGN: DRC, LVS


- □ DRC: checks for process design rules (already did this at the standard cell level now at the chip level)
- ☐ LVS: to ensure the layout and the spice netlist (of the entire design) is exactly the same
- Antenna check:
 - □ Issue: Long metal wire segments connected to MOS gate → collects charges during fabrication process → may damage the gate oxide during fabrication process → called the antenna effect





PHYSICAL DESIGN: ANTENNA

- Antenna DRC: checks if the a gate connected wire has length greater than a threshold to cause oxide damage (i.e ratio of gate surface area to the metal length)
- ☐ Fix:
 - □ Approach 1: Replace all long metals with short metals and jump to next metal (hopping) effects the routing congestion
 - ☐ Approach 2: Insert reverse biased diodes close to the gate that suffers from antenna done by the tool if the diode is specified (provided by foundry)





DESIGN TOOLS

- ☐ Popular logic synthesis tools:
 - ☐ Synopsys: Design Compiler (DC)
 - ☐ Cadence: Genus
 - ☐ Open Source: Yosys (will be used in this course)
- ☐ Popular RTL to gdsII tools:
 - ☐ Synopsys: IC Compiler (ICC)
 - ☐ Cadence: Innovus
 - ☐ Open Source: OpenLane (Google Skywater-130 PDK)
- □ tcl scripting is a must!



OPEN SOURCE PDK (SKYWATER 130)

The open-source ecosystem sparks innovation, lowers barriers to chip design and paves a new path for global workforce development

by SkyWater CTO Steve Kosier

Three years ago, SkyWater, Efabless and Google teamed up to release the industry's first open-source foundry Process Design Kit, or PDK, known as SKY130 — based on SkyWater's volume 130 nm CMOS technology. The partnership gave designers worldwide free access to chip design technology to create new, manufacturable designs. While the focus of this effort was largely on revolutionizing technology realization for all — some exciting social developments also emerged.

OPEN SOURCE PLATFORM (EFABLESS)

efabless:

Products

Solutions

Resources

Company

Efabless is the first creator platform for chips, empowering a global community of hardware and software developers, chip experts, students, and researchers to design, share, collaborate, fabricate, and commercialize their own semiconductor innovations. Our platform revolutionizes chip creation by providing the tools, resources, and network needed to bring ideas to life—from concept to production. We are more than just a platform; we are a collaborative ecosystem where innovation thrives and the boundaries of technology are constantly redefined.



OPEN SOURCE PLATFORM (EFABLESS)



Products

Solutions

Resources

Company

Login or Signup

OpenLane The Open-Source Infrastructure Platform for Silicon Development

OpenLane is an innovative silicon implementation platform that supports open-source tools such as Yosys, OpenROAD, Magic, KLayout, along with other open-source and proprietary utilities. Since 2020, OpenLane has been used for every Open MPW and chipIgnite shuttle. OpenLane integrates and abstracts the various steps of silicon implementation, allowing users to harden their projects using simple configuration files



OPENLANE: STEPS & TOOLS USED

