EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA

DEPARTMENT OF ELECTRICAL ENGINEERING

IIT BOMBAY

laxmeesha@ee.iitb.ac.in




LECTURE – 18 ARITHMETIC IP: MULTIPLIERS



laxmeesha@ee.iitb.ac.in


BINARY MULTIPLIER: BASICS



- ☐ Rules: a) bit-wise multiplication (AND gate)
 - b) Repeat bit-wise multiplication → generates partial product
 - c) Shift & add all partial products → final product

ARRAY MULTIPLIER

 \square A 4-bit array multiplier: critical path \rightarrow adders in the path!



- ☐ Can we speed-up the multiplier further?
 - □ Can we reduce number of partial products using a 2-bit multiplication instead?



- ☐ Modified Algorithm:
 - □Look at 3 bits (with one bit overlap) in B (multiplier)
 - □Current 2 bits and MSB of the previous group of 2 bits (in B)
 - ☐ For the first group of 2 bits, assume a o to the right
 - Move from right to left
 - □ After handling the previous group, A is shifted left by two positions → inherent multiplication by 4
 - □ This means adding 4A on behalf of previous group is same as adding +1 to the multiplier (bits of B) to the current group

- \square Same example: multiply A = 229 and B = 222
- \Box A = 11100101, B = 11011110
- ☐ Booth Encoding Multiplier: Recall booth encoding table

B_{i+1}	$\mathbf{B_{i}}$	B _{i-1}	PP
О	0	О	О
О	0	1	A
О	1	О	A
О	1	1	2A
1	0	О	-2A
1	0	1	-A
1	1	О	-A
1	1	1	О

A = 0000000011100101

2A = 0000000111001010

$$-A = 11111111100011011$$

-2A = 11111111000110110

_	44	^		4 4	\sim
\mathbf{D} —		$I \cap I$	1		11
D —	11	W		11	v

$$B = 11|01|11|10$$

$$B = \frac{00}{11} \frac{11}{01} \frac{11}{11} \frac{100}{00}$$

$$PP = A - A 2A 0 - 2A$$

B_{i+1}	$\mathbf{B_{i}}$	B _{i-1}	PP
О	0	0	О
О	0	1	A
О	1	О	A
О	1	1	2A
1	0	О	-2A
1	O	1	-A
1	1	О	-A
1	1	1	О

```
A = 00000000111001012A = 0000000111001010
```


$$-A = 11111111100011011$$

$$-2A = 11111111000110110$$

$$PP = A - A 2A 0 - 2A$$

A X B = 1100011010010110 with only 5 partial products instead of 8 in an array multiplier


- ☐ We looked at 1-bit adders to implement 'N' bit adders
- ☐ Can we also have a 2-bit adder to add partial products?



- cy1 is the carry from the previous 2-bit group partial product addition
- □ No rippling of carry from right to left!!!





□ 2-bit adders to implement 'N' bit adders: for PP addition



- ☐ Save output in two registers
- ☐ Add these two registers using any adder that we have seen

□ PP addition: critical path (no carry ripple except for the last 2-register addition) – compare with normal ripple adder!





WALLACE MULTIPLIERS

□ Consider 4x4 multiplication


					a3 a	2 a1 a0
				X	b3 b2	2 b1 b0
			a3.b0	a2.b0	a1.b0	a0.b0
		a3.b1	a2.b1	a1.b1	a0.b1	
	a3.b2	a2.b2	a1.b2	a0.b2		
a3.b3	a2.b3	a1.b3	a0.b3			

Bit	Terms	Wires
0	a0b0	1
1	a0b1, a1b0	2
2	a0b2, a1b1, a2b0	3
3	a0b3, a1b2, a2b1, a3b0	4
4	a1b3, a2b2, a3b1	3
5	a2b3, a3b2	2
6	a3b3	1

A 4X4 WALLACE MULTIPLIER: AFTER FIRST REDUCTION

After first reduction


- Bits 0, 1 and 6 have a single wire.
- Bit 2 has 2 wires: carry of the half adder at bit 1 and the sum of full adder at bit 2.
- Bits 3 and 4 have 3 wires: carry of the full adder at lower weight, the sum wire from their full/half adder and a passed through wire.
- Bit 5 has 3 wires: carry of bit 4 plus 2 fed through wires.



A 4X4 WALLACE MULTIPLIER: AFTER SECOND REDUCTION

Bits 0, 1, and 2 have single wires which carry the final result.


- Bit 3 has 2 wires: carry of the half adder at bit 2 and sum of the full adder at bit 3.
- Bit 4 has 2 wires: carry of the full adder at bit 3, and sum of the full adder at bit 4.
- Bit 5 has 2 wires, carry of bit 4 and sum of bit 5.
- Bit 6 has 2 wires, carry of bit 5 and 1 fed through wire.




A 4X4 WALLACE MULTIPLIER: FINAL ADDITION

After the second layer, no bit has more than 2 wires. Single wires at bits 0, 1 and 2 are fed through to the output.

- A fast conventional adder is used to add the 2 bits each at Bits 3, 4, 5 and 6.
- Notice that we do not need a full width fast adder.
- This is because the half adders at low weights have already rippled the carry while the rest of weights were being reduced.
- This makes the final adder smaller and faster.



8x8 Wallace Multiplier



First reduction:

HAs: 4, FAs: 12

Second reduction:

HAs: 3, FAs: 13

Third reduction:

HAs: 4, FAs: 6

Fourth reduction:

HAs: 4, FAs: 7

Final:11-bit fast adder



DADDA MULTIPLIER

- ☐ Similar to Wallace: but,
 - Wallace: reduce the PP bits as soon as possible (i.e., moment you see more than or equal to 2 bits, put HA or FA
 - □ Dadda: reduce the PP bits as late as possible, based on

$$d_{k+1} = floor (3/2 d_k) and d_1 = 2$$

Possible d = 2,3,4,6,9,13,19...

☐ For an NxM multiplier,

d < min(N,M)

- \square Example: for 4x4, d = 3, for 8x8, d = 6
- \square At every stage, if there are **more than** d bits, we reduce using FA/HA
 - □ Reduce d after every reduction

DADDA MULTIPLIERS

□ Consider 4x4 multiplication

					a3 a	2 a1 a0
				X	b3 b2	2 b1 b0
			a3.b0	a2.b0	a1.b0	a0.b0
		a3.b1	a2.b1	a1.b1	a0.b1	
	a3.b2	a2.b2	a1.b2	a0.b2		
a3.b3	a2.b3	a1.b3	a0.b3			


Bit	Terms	Wires
0	a0b0	1
1	a0b1, a1b0	2
2	a0b2, a1b1, a2b0	3
3	a0b3, a1b2, a2b1, a3b0	4
4	a1b3, a2b2, a3b1	3
5	a2b3, a3b2	2
6	a3b3	1

 \Box d = 3 for 4x4 multiplier



DADDA MULTIPLIERS: FIRST REDUCTION


 \Box First reduction, d = 3



- Wt.1 has the single wire which was fed through.
- Wt.2 has 2 fed through wires.
- Wt.4 has 3 wires: all passed through.
- Wt.8 has 3 wires: sum of the half adder at wt.4, and 2 passed through.
- Wt.16 has 3 wires: carry of wt. 8, sum of half adder at 16 and 1 passed through.
- Wt.32 has 3 wires: carry of wt. 16 and 2 passed through.
- Wt.64 has 1 fed through wire.

DADDA MULTIPLIERS: FIRST REDUCTION


\square Second reduction, d = 2




- 3 wires at Wt. 4 are reduced to 2 by a half adder: No carry in expected.
- Wt. 8 has 3 input wires. Carry will arrive from Wt. 4. Reduced using a Full adder.
- Wt. 16 has 3 input wires. Carry will arrive from Wt. 8. Reduced using a full adder.
- Wt. 32 has 3 input wires. Carry will arrive from Wt. 16. Reduced using a full adder.
- Wt. 64 has 1 input wire. Carry will arrive from Wt. 32, making it 2 output wires, which will be fed through.


4X4 COMPARISON

Wallace Multiplier





Dadda Multiplier




☐ Both use 2 layers of reduction


EE671: VLSI Design, Autumn 2024/25

- Wallace: 3 HA + 5 FA, Dadda: 3 HA + 3 FA
- ☐ Wallace: 4-bit fast adder, Dadda: 6-bit fast adder

20











 \square Second reduction, d = 4



 \Box Third reduction, d = 3



 \Box Final reduction, d = 2 (14-bit fast –adder)

