

# EE671: VLSI DESIGN

## SPRING 2024/25


LAXMEESHA SOMAPPA  
DEPARTMENT OF ELECTRICAL ENGINEERING  
IIT BOMBAY  
[laxmeesha@ee.iitb.ac.in](mailto:laxmeesha@ee.iitb.ac.in)



# LECTURE – 13

## ARITHMETIC IP: ADDERS

# N-BIT ADDERS: RIPPLE CARRY ADDER (RCA)




- ❑ RCA: Cascade of FAs
- ❑ Worst case delay: Carry path (carry propagates from  $C_{in}$  to  $C_{out}$ )
- ❑  $T_{adder\_wc} = (N-1) t_{carry} + t_{sum}$
- ❑ Speeding up the adder: reduce carry hardware delay
- ❑ Alternately: Sum is not in the critical path !!

# RCA: OPTIMIZATION

- Sum is not in the critical path
  - Can generate sum slowly → if it can reduce MOSFETs




$$\text{sum} = \overline{C_{out}} \cdot (A + B + C_{in}) + A \cdot B \cdot C_{in}$$



A total of 28 MOSFETs to generate Sum and Carry (Property-1)

# RCA: FURTHER OPTIMIZATION?

- Use property-2 !!  $\rightarrow$  Odd FAs: complement input



- Using only property-1:

- $[28 \times 4] = 112$  MOSFETs, delay:  $(N \cdot t_{\text{carry}})$

- Now:

- $[10+16] \times 2 + [10+14+4] \times 2 = 108$  MOSFETs, delay:  $(N \cdot t_{\text{carry\_new}})$

- $t_{\text{carry\_new}}$ : one-inverter delay lesser than  $t_{\text{carry}} \rightarrow$  i.e.,  $(N \cdot t_{\text{inv}})$  faster

# FEW OBSERVATIONS BEFORE WE PROCEED

A	B	C	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

When both inputs are 0, irrespective of C<sub>in</sub>, C<sub>out</sub> is always 0.

**Kill** the Cout. i.e., when,

$$K \equiv \bar{A} \cdot \bar{B} , C_{out} = 0$$

Other input cases (only one input is 0/1), C<sub>out</sub> = C<sub>in</sub>.

**Propagate** Cout. i.e., when,

$$P \equiv A \oplus B , C_{out} = C_{in}$$

When both inputs are 1, irrespective of C<sub>in</sub>, C<sub>out</sub> is always 1.


**Generate** Cout. i.e., when,

$$G \equiv A.B , C_{out} = 1$$

$$\text{Sum} = P \oplus C_{in} \text{ and } C_{out} = G + P.C_{in}$$



# GENERATING P AND G



When both inputs are 0, irrespective of  $C_{in}$ ,  $C_{out}$  is always 0.  
**Kill** the  $C_{out}$ . i.e., when,

$$K \equiv \bar{A} \cdot \bar{B}, C_{out} = 0$$


Other input cases (only one input is 0/1),  $C_{out} = C_{in}$ .  
**Propagate**  $C_{out}$ . i.e., when,

$$P \equiv A \oplus B, C_{out} = C_{in}$$

When both inputs are 1, irrespective of  $C_{in}$ ,  $C_{out}$  is always 1.  
**Generate**  $C_{out}$ . i.e., when,

$$G \equiv A \cdot B, C_{out} = 1$$

# 4-BIT MANCHESTER CARRY CHAIN



- Worst case delay: All “P” are 1
- Series of RC network  $\rightarrow$  delay high in the absence of static inverter





# THE CARRY RECURRENCE


**Recurrence:**  $C_i = G_i + P_i C_i$

$$C_1 = G_1 + P_1 C_0$$

$$C_2 = G_2 + P_2 G_1 + P_2 P_1 C_0$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_0$$

$$C_4 = G_4 + P_4 G_3 + P_4 P_3 G_2 + P_4 P_3 P_2 G_1 + P_4 P_3 P_2 P_1 C_0$$



- ❑ Consider a 4 bit adder.
- ❑ The final  $C_{out}$  ( $C_4$  in this case) can be directly generated from  $C_0$  (neglecting the hardware complexity)
- ❑ Practically: to generate  $C_4$  we need high fan-in CMOS gates (max 5 input AND)
- ❑ Generating  $C_4$  will have the same order of delay as RCA with FA !!!
- ❑ Remember: fan-in increases with increased adder size → limitation → might be okay for 4-bits




# RCA USING PG

$$C_1 = G_1 + P_1 C_0$$

$$C_2 = G_2 + P_2 C_1$$

$$C_3 = G_3 + P_3 C_2$$





$$C_4 = G_4 + P_4 C_3$$





$$\text{Sum: } S_i = P_i \oplus C_{i-1}$$



# PG DIAGRAM NOTATION




# PG DIAGRAM NOTATION (16-BIT ADDER)



$$\square t_{\text{add\_wc}} = t_{\text{pg}} + (N-1) t_{\text{AO}} + t_{\text{sum}}$$




# CARRY SKIP (BYPASS) ADDER USING FA-RCA




- ❑ Compute P and G for each bit parallelly
- ❑ If  $P_1 \cdot P_2 \cdot P_3 \cdot P_4 = 1$ , then carry is propagated (critical path delay)
- ❑ If a G is generated in any FA: no propagation → not critical path
- ❑ Hence, bypass the critical path through mux !
- ❑ No use in its standalone mode. But consider the next case




# CARRY SKIP (BYPASS) ADDER USING FA-RCA



- ❑ Compute  $P_i \cdot P_{i+1} \cdot P_{i+2} \cdot P_{i+3}$ .
- ❑ These will be computed at the same time across 4 stages.
- ❑ Propagate signals are pre-computed for stage-2 onwards
- ❑ Critical path can be bypassed from stage-2 onwards




# CARRY SKIP (BYPASS) ADDER USING FA-RCA



- ❑ Consider  $N$  bit adder with  $B$  bits in each stage
- ❑  $t_{\text{add\_wc}} = (B-1) \cdot t_{\text{carry}} + (N/B - 1) \cdot t_{\text{mux}} + (B-1) \cdot t_{\text{carry}} + t_{\text{sum}}$  [Assuming  $t_{\text{pg}} < (B-1)t_{\text{carry}}$ ]
- ❑ Recall,  $t_{\text{add,rca\_wc}} = (N-1) t_{\text{carry}} + t_{\text{sum}}$
- ❑ For carry skip adder: optimal  $B = \text{sqrt}(N/2)$  [Solve this !!]



# CARRY SKIP (BYPASS) ADDER USING PG-RCA





- ❑ Compute  $P_i \cdot P_{i+1} \cdot P_{i+2} \cdot P_{i+3}$ .
- ❑ These will be computed at the same time across 4 stages.
- ❑ Propagate signal are pre-computed for stage-2 onwards
- ❑ Critical path can be bypassed from stage-2 onwards

PG-RCA







# CARRY SKIP (BYPASS) ADDER USING PG-RCA





❑ First block of 4-bits  $\rightarrow$  worst-case delay  $\rightarrow$  no propagate (no bypass)  $\rightarrow$  ripple through 3 bits

# CARRY SKIP (BYPASS) ADDER USING PG-RCA




# CARRY SKIP (BYPASS) ADDER USING PG-RCA



$$T_{\text{add\_wc}} = t_{\text{pg}} + (B-1) \cdot t_{\text{AO}} + (N/B - 1) \cdot t_{\text{mux}} + (B-1) \cdot t_{\text{AO}} + t_{\text{sum}}$$

For carry skip adder: optimal  $B = \sqrt{N/2}$  [Solve this !!]

# CARRY SKIP (BYPASS) ADDER USING PG-RCA: VARIABLE SIZE





□ Adder with 2,3,4,4,3 bit groups (16-bit adder)

□  $T_{\text{add\_wc}} = ?$



# CARRY SELECT ADDER (CSA): USING PG-RCA

- Precompute P, G,  $C_{out}$  for both possible carry conditions
- Hardware doubles !




Either 0 or 1 path: critical

$$T_{\text{adder\_wc}} = t_{pg} + B \cdot t_{AO} + (N/B) \cdot t_{mux} + t_{sum}$$



# SQUARE ROOT CSA

- ❑ All subsequent stages are ready with the result and waiting for the previous stage
- ❑ Instead of idle time, spend this wait time on computing additional bit addition!!
- ❑ Instead of fixed B, use increasing bit group (example: increase by 1)




$$\text{❑ } t_{\text{adder-wc}} = t_{\text{pg}} + 2 \cdot t_{\text{AO}} + \text{sqrt}(N) \cdot t_{\text{mux}} + t_{\text{sum}}$$



# TREE ADDERS: IDEA

- ❑ Speed up computation: tree structure
- ❑ Similar to example below:



- ❑ Combine neighbours to produce immediate intermediate output groups



# TREE ADDERS: BASICS

- Recall the carry recurrence

$$\text{Recurrence: } C_{i+1} = G_i + P_i C_i$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_2 = (G_1 + P_1 G_0) + (P_1 P_0) C_0$$

Group generate  
 $G_{i:j}$

Group propagate  
 $P_{i:j}$

- Nomenclature: let's call the carry from present stage "i" as  $C_{out,i}$  and the main adder carry as  $C_{in,0}$


$$\begin{aligned} P_{1:0} &= P_1 \cdot P_0 & G_{1:0} &= G_1 + P_1 \cdot G_0 \\ C_{out,1} &= G_{1:0} + P_{1:0} C_{in,0} \end{aligned}$$

$$\begin{aligned} P_{3:2} &= P_3 \cdot P_2 & G_{3:2} &= G_3 + P_3 \cdot G_2 \\ C_{out,3} &= G_{3:2} + P_{3:2} C_{in,2} \end{aligned}$$

$$\begin{aligned} P_{3:0} &= P_{3:2} \cdot P_{1:0} & G_{3:0} &= G_{3:2} + P_{3:2} \cdot G_{1:0} \\ C_{out,3} &= G_{3:0} + P_{3:0} C_{in,0} \end{aligned}$$



# TREE ADDERS: BASIC IDEA



$$P_{1:0} = P_1 \cdot P_0 \quad G_{1:0} = G_1 + P_1 \cdot G_0$$

$$C_{\text{out},1} = G_{1:0} + P_{1:0} C_{\text{in},0}$$

$$P_{3:2} = P_3 \cdot P_2 \quad G_{3:2} = G_3 + P_3 \cdot G_2$$

$$C_{\text{out},3} = G_{3:2} + P_{3:2} C_{\text{in},2}$$

$$P_{3:0} = P_{3:2} \cdot P_{1:0} \quad G_{3:0} = G_{3:2} + P_{3:2} \cdot G_{1:0}$$

$$C_{\text{out},3} = G_{3:0} + P_{3:0} C_{\text{in},0}$$


- The final  $C_{\text{out}}$  which is in the critical path can be computed using  $C_{\text{in}}$  with a tree like structure without relying on previous-stage carry !




# TREE ADDERS: BRENT KUNG ADDER

□ Brent Kung adder: logarithmic adder

□ P, G computed over 1,2,4,... bits in a tree structure




# TREE ADDERS: BRENT KUNG ADDER




□ Carry  $C_1$   $C_3$   $C_7$  : generated from input carry  $C_{in}$  in a tree fashion in log-time

# TREE ADDERS: BRENT KUNG ADDER



# TREE ADDERS: BRENT KUNG ADDER



$$C_1 = G_{1,0} + P_{1,0} \cdot C_{in} \quad C_3 = G_{3,0} + P_{3,0} \cdot C_{in} \quad C_7 = G_{7,0} + P_{7,0} \cdot C_{in}$$

$$C_0 = G_0 + P_0 \cdot C_{in} \quad C_2 = G_2 + P_2 \cdot C_1, \quad C_4 = G_4 + P_4 \cdot C_3 \quad \text{and so on ....}$$

$$\text{Sum}_i = P_i \oplus C_i$$

