
## Lecture - 9 on stick diagram We continue our discussion + higher NAND gate \* NOU COM. der the logic Y = A(B+c) + D.E \* To desermine the ordering of gales (or holy), form a Common Euler both on the PMOS and MMOS side Ly A Euler path distates a traversal through all nodes exactly once Eg The path DBCAE -> No path on NMOS side DEBAC -> No poth on PMOS side CBADE -> No bet on Pros sid \* so far we have looked at following cells in the standard cell library → INVERTER -> 2himip different strengths -) LINIANID p XI, XZ,XL etc different ights \* Other wiful Combinational logic cells are 2001 multiplexor XOR gate, ADI (MID-OR-INVERT) OAI (OR-AND-INVERT) ex we will look at xoil gates later. Now worden the 2 to 1 multiplears

This voiling was will be synterized as a 2-to-1 multiplexer with 's' as relect

if (s)

4 Remember:



To implement the static (MOS logic,

$$Y = \overline{AS} + \overline{BS} = (\overline{AS})(\overline{BS})$$


$$= (\overline{A} + S) \cdot (\overline{B} + \overline{S})$$

$$= (\overline{A} + S) \cdot (\overline{B} +$$

- soral of 14 mos to implement a 2-to-1 MUX

\* Now consider another implementation.

$$Y = A\overline{S} + BS$$
,  $Y_1 = \overline{Y} = \overline{AS} + BS$   $\rightarrow$  First implement this cross  $k = \overline{Y} = \overline{Y}$ ,  $\rightarrow k$  involve the original.



Dotal of 12 Mus only. to implement a 2-to-1 MUX !!!

\* Homework - Figure out the sizing and the stick diagram for MUX.

on ADI(22) gate. 22 implies 2 infinite each (total higher) to AND gate.

\* An OAI22 gak will have


\* Homework - work out the MUS schematic and stick diagram for these gates

\* From a full chip possipecture, interconnects are an important asfects Then are unally metal lines that connect distorate points on a chip

\* A modern chip [107 10mm x 10mm) has total interconnect (eights who few Kms to 10's of kms
(complex ROUTING!!

\* while modern tools handle the complex trouting, it is infortent to have unduratending of the infact of an interconnect on a chip

\* Consider a metal shown below, on a substrate Usually there is an Oxide (typically S.Oz) around the metal acting as insulator between adjacent metals.




• The veriffence of the wive is given by  $R = S \frac{L}{A}$  whally Aluminium is used as metal (today there are also coffer being introduced due to lower S)

O The Capcitance (bit moral & substrate) is

$$C = \frac{C_0 C_1}{d} = \frac{C_0 C_2 (L \cdot w)}{t_d} - C_2 = \frac{C_0 C_2}{t_d} = \frac{C_0 C_2 (L \cdot w)}{t_d} - C_2 = \frac{C_0 C_2}{t_d} = \frac{C_0 C_2 (L \cdot w)}{t_d} - C_2 = \frac{C_0 C_2}{t_d} = \frac{C_0 C_2 (L \cdot w)}{t_d} - C_2 = \frac{C_0 C_2 (L \cdot w)}$$

O In modern chips, with staling "w" has to decream to intrease the vouting dansty

O In modern thing with Istaling "w" has to decream to intreare the voiting dansty (i.e for the same area, No of transistors ? =) routing ?)



Fringe fields are dominant (i'z fringe Cafacitance)

\* (an he modeled as a bylindrical Conductor (for fringe cap) in combination with plate conductor



\* For intuition, we will stick with zero fringe fields and see the infact of interconnect on the dulay If we can compute the time constant, to as a measure of the delay due to interconnect


- \* There are 2 approaches (a) Lumped RC model
  - 6 Distributed RC model

$$z = RC = \int_{\Omega} \frac{1}{\omega} \times \left(\frac{\xi_0 \xi_a}{t_a}\right) L \omega$$

$$z = \left(\frac{\int_{\Omega} \xi_0 \xi_a}{t_a}\right) L^2$$

\* Doubling the interconnex length L -> quadruptes the delay !!!

(b) Distributed RC model



$$= \frac{1}{\sqrt{1-x}} \left( \frac{1}{x} \left( \frac{1}{x} \left( \frac{1}{x} \right) \right) \right)$$

Consider the netural

\* From Elmovia delay, we as compute 2 who a first order as

in ow larc, R, = R2 = - RN =

し・ハイナ (いてか) と ナ (いてかてかり) ナ ・ (『ナトラナ・ パッノンタ

Also; 
$$V = \frac{\beta_{\Omega}(\frac{L}{N})}{L} \frac{1}{N}$$
 and  $C = \frac{(c_0 c_d)}{t_d} \left(\frac{L}{N}\right) \cdot N$ 

$$\frac{1}{2} = \int_{\Omega} \left( \frac{L}{N} \right) \frac{1}{\sqrt{N}} \times \frac{\epsilon_0 \epsilon_0}{\epsilon_0} \left( \frac{L}{N} \right) \frac{N}{N} \cdot \frac{N(N+1)}{2}$$


$$\tau = \left(\frac{\beta_D \in \mathcal{E}_A}{\mathcal{E}_A}\right) \cdot \frac{N(N+1)}{2N^2}$$

+ For vory fine regnants N->00 and N(NH) -> M2

$$\tau = \left(\frac{S_D \epsilon_0 t_A}{t_A}\right) \frac{L^2}{2}$$

I The lunfied RC model is a persimistic delay model for an interionnect !!!

\* There are also Confling Cafacitance bit adjacent metral traces.



\* There are complex during challenges that connot be rolved (for digital during) wing pen-fator and uz have to are awign tools

\* While the tool dos all the internal delay confutation during vouting, a model called as "wiveline model" us to be fed as ifful to the tool. This "wiveline model" data comes from the fativication foundry and has detailed on the R,C and L of the different interconnects (netal), netal?, etc)

\* A few things to notice

\* we have ignored "L" effect. Howard, a wire with high frequency excitation (ig: clock line) behaves like a high impedance line (

\* At high frequencies :- effect of "Ikin defth" (omes into play and the "Ikin defth" of "If



Intitutively, the coss-suction area will suduce (WH VS 2(WH)) and RT (: Rd 1/4)

the shope of this course