

in CHOS brown -

- 1) The No of Mosfets on a thip  $\alpha = \frac{1}{\omega_1}$   $\Rightarrow$  Scales as  $K \times K = \frac{1}{K^2}$
- 2) The Speed of MOSFETA d 1/2 => Scalu as K
- 3) Yak-oxide Cafacitance,  $C = \frac{EA}{d} = \frac{E \times L}{t_{W}}$ => d 1/k × 1/k => scales as 1/k | Sak cap 1 K
- 4) Enorgy: one do a switching circuit wing CMOS

Any 'ON' switch has a finite swistance & the equivalent model

The energy supplied by the source is computed by integrating source power ic Esoure = \( \nabla\_{0D} \cdot \text{I(t)} \dt

For a switching RC. Circuit,  $I(t) = \frac{V_{n0}}{R} \begin{bmatrix} -t_{RC} \end{bmatrix}$  [Assuming zero charge on C initially i.e. (i.e. Left was discharged previously)

$$= \frac{V_{nn}}{R} e^{-tR_{RC}} (-R_{C}) = \frac{V_{nn}C}{Envry} from ranke$$
The energy should on a capacital is  $\frac{1}{2}(V^2) = \frac{1}{2}(V^2)$  is lost on the remoted throughout the energy on cap  $(R_{R}, f_{abd}, as, heat)$ 

\* Now consider the case when input is logic high and the cap was previously charged to Yno by the PMOS switch. The equivalent model is:

At the end of the, the total charge on the Executor is zoro (i.e, Vo is O, or the Cop is furly discharged, i.e logic-low output)

Since all the charges on the cafecino are lott, the energy of cap (1/2012) must be dishipated on the starishor.

.: 1/2Cv2 is lost on the swistor, this time on the News side (1)
(distincted as heat)

\* At the end of the operation, a total of CV2 (\frac{1}{2}cv2 on PMOS side & 1/2cv2 on NMOS)

enogy is lost /dissipated in the circuit [this enorgy is provided by the sighty YMM]

.' Energy dissipation -> & CV2

\* Whelly in a digital woult every gate rues another gate as a load

i C is affroximately same as The gate Cafacirance we confused and scales as 1/K.

\* As we stale technology, the same Electric field can be maintained for the same performance as previous technology mode

Electric field (to truck channe) = \frac{1}{50} \text{tox}

Sinc tox IK, You can also be IK

Inherent areamphism that YTH of MUSFETS also scale down (not proportionally) with technology.

\* We go book to discussion on engy

Energy distributed is CV2, Cd1/k and Vd1/k =) Energy dishipated of 1/k3 Enry dinipaka & K

5) Power = Enoyy
Time

of Araming that the NMUS & PMUS (in own Cruit above) are foriodically switching with proised T (or frequery f)

Power dishipated = CV2 = CV2f.

\* In a digital count there are plenty of gets/fep-flyper etc which are Not all switching at the same time. We define an average switching fector Called, activity factor (d) to compute average power consumption

· Pdiss = dcv2f

Power distributed & C Voo f ) => Painight & 1/k2 & K ) => Painight & 1/k2 & K ) => Painight & 1/k2 & W |

Power distribution & K2 with scaling


(ic For same functionality on the power dissipation / heating of a digital IC VK2 with technology realing

6) Power and y. > More functionality on a chip with scaling, pour dissipation I R2 & No of transition 1 K2

=) Power don'ing = 1/2 × K2 = 1. Implying with scaling the functionality can be invarid on a dip with no additional pour / heat

\* while there are true for traditional (MOS technology, below 65mm node,


(a) The Vop does NOT scale down as K



(b) Due to oreduced control over the channel with skeling, the leakage current T and add, more power dissipation.

To tack this new devices like FinfET's, RibbonFET's are replacing tradition choss Move into on this is provided via video links on hoodle.

We stick with CHUS in this course (specifically 130mm procus)



\* A chip is like building a tall structure in 3D with Mos on bottom & Meals at top

\* Morals (und as wins) are und for signal of Supply (onnections


\* Evoy layer of netal is connected to another metal layer wing a "Via" Similar to a 4-layer PCB or higher but rano scale



PAD tacks to outside

world

+ The 130nm Skywahr prows stack is shown telow!-



## Z- Direction (Stack)

\* The thickness of metal or any other layer is fixed for a process & not a duign variable.

\* Observe that metal thickness intreares
with higher metals (Mobel 5 > h > 3...)
This is because the metals have first
trouting (or wire) resistance

\* The Current will be highest at higher metals ( Jine the PAD is

Connected to highest meral and it has to distribute worst to MOSFETS at lowest meral)

. To reduce IR power dishipation due to meral wire, Meral thickness are not the same
for all layors (R= Sl/A)

Each process technology has a specific set of durign order to be strictly adhered to the is due to what can be & cannot be fahricated in the foundry for a given technology

Each process technology has a specific set of durign virules to be strictly adhered to
This is due to what can be & cannot be fabricated in the foundry for a given technology

-	Table 3 Table 2 - Minimum	CDs in Design or on Wafer, required	f by Technology	
	Layer Name	Feature Size	Space Size -> Example durign rul Acification for (408 130nm Skyhato	7.
	Metal 1	0.14	0.14 > Stacing between 2 metal-1 layors (space bit stoutes)  0.14 > Minimum width of metal-1 layor (wire width combe higher)	
	Metal 1 - Cu	0.14	0.14 Minimum width of metal-1 layor (wire width conte higher)	
	Via	0.15	OIT strong between 2 via-1's (via1 connects motal 1 to motal 2)	١
	Via - Cu	0.18	0.13 Minimum rigy of Via-1	,
	Capacitor MiM	2	0.84	
	Metal 2 - Cu	0.14	0.14 ex for other layers	
	Via 2-TNV	0.28	028 Checks all the during rules like their are not violated	
			DRC (Durgn Rule (Leck) is performed before submitting the foundry for fabrication	