

# EE671: VLSI DESIGN

## SPRING 2024/25

LAXMEESHA SOMAPPA  
DEPARTMENT OF ELECTRICAL ENGINEERING  
IIT BOMBAY  
[laxmeesha@ee.iitb.ac.in](mailto:laxmeesha@ee.iitb.ac.in)



# LECTURE – 15

## ARITHMETIC IP: ADDERS

# THE CARRY RECURRENCE


Recurrence:  $C_{i+1} = G_i + P_i C_i$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$



- ❑ Consider a 4 bit adder.
- ❑ The final Cout (C<sub>4</sub> in this case) can be directly generated from C<sub>0</sub> (neglecting the hardware complexity)
- ❑ Practically: to generate C<sub>4</sub> we need high fan-in CMOS gates (max 5 input AND)
- ❑ Generating C<sub>4</sub> will have the same order of delay as RCA.




# CARRY SKIP (BYPASS) ADDER



- ❑ Compute P and G for each bit parallelly
- ❑ If  $P_0 \cdot P_1 \cdot P_2 \cdot P_3 = 1$ , then carry is propagated (critical path delay)
- ❑ If a G is generated in any FA: no propagation  $\rightarrow$  not critical path
- ❑ Hence, bypass the critical path through mux !
- ❑ No use in its standalone mode. But consider the next case




# CARRY SKIP (BYPASS) ADDER



$$S = P \oplus C \text{ and } C = G + P.C_{in}$$

- ❑ Compute  $P_i.P_{i+1}.P_{i+2}.P_{i+3}$ . These will be computed at the same time across 4 stages.
- ❑ Propagate signal are pre-computed for stage-2 onwards
- ❑ Critical path can be bypassed from stage-2 onwards


# CARRY SKIP (BYPASS) ADDER



- ❑ Consider N bit adder with B bits in each stage
- ❑  $t_{add-wc} = t_{pg} + B \cdot t_{carry} + (N/B - 1) \cdot t_{mux} + B \cdot t_{carry} + t_{sum}$
- ❑ Recall,  $t_{add,rca-wc} = (N-1) t_{carry} + t_{sum}$
- ❑ For carry skip adder: optimal  $B = \sqrt{N/2}$  [Solve this !!]



# CARRY SELECT ADDER (CSA)

- CSA: Simple implementation version
  - Precompute Sum for both possible carry options
  - Multiplex the appropriate Sum output based on the Carry signal



# CARRY SELECT ADDER (CSA): PRACTICAL IMPLEMENTATION

- Precompute P,G, Cout for both possible carry conditions
- Hardware doubles !



Either 0 or 1 path: critical


$$t_{\text{adder-wc}} = t_{\text{pg}} + B \cdot t_{\text{carry}} + (N/B) \cdot t_{\text{mux}} + t_{\text{sum}}$$





# SQUARE ROOT CSA

- ❑ All subsequent stages are ready with the result and waiting for the previous stage
- ❑ Instead of idle time, spend this wait time on computing additional bit addition!!
- ❑ Instead of fixed B, use increasing bit group (example: increase by 1)



$$\text{❑ } t_{\text{adder-wc}} = t_{\text{pg}} + 2 \cdot t_{\text{carry}} + \text{sqrt}(N) \cdot t_{\text{mux}} + t_{\text{sum}}$$

# TREE ADDERS: BASICS

- Recall the carry recurrence

$$\text{Recurrence: } C_{i+1} = G_i + P_i C_i$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_2 = (G_1 + P_1 G_0) + (P_1 P_0) C_0$$

Group generate  
 $G_{i:j}$

Group propagate  
 $P_{i:j}$

- Nomenclature: let's call the carry from present stage "i" as  $C_{out,i}$  and the main adder carry as  $C_{in,o}$

$$P_{1:0} = P_1 \cdot P_0 \quad G_{1:0} = G_1 + P_1 \cdot G_0$$

$$C_{out,1} = G_{1:0} + P_{1:0} C_{in,0}$$

$$P_{3:2} = P_3 \cdot P_2 \quad G_{3:2} = G_3 + P_3 \cdot G_2$$


$$C_{out,3} = G_{3:2} + P_{3:2} C_{in,2}$$

$$P_{3:0} = P_{3:2} \cdot P_{1:0} \quad G_{3:0} = G_{3:2} + P_{3:2} \cdot G_{1:0}$$

$$C_{out,3} = G_{3:0} + P_{3:0} C_{in,0}$$



# TREE ADDERS: BASIC IDEA



$$P_{1:0} = P_1 \cdot P_0 \quad G_{1:0} = G_1 + P_1 \cdot G_0$$

$$C_{\text{out},1} = G_{1:0} + P_{1:0} C_{\text{in},0}$$

$$P_{3:2} = P_3 \cdot P_2 \quad G_{3:2} = G_3 + P_3 \cdot G_2$$

$$C_{\text{out},3} = G_{3:2} + P_{3:2} C_{\text{in},2}$$

$$P_{3:0} = P_{3:2} \cdot P_{1:0} \quad G_{3:0} = G_{3:2} + P_{3:2} \cdot G_{1:0}$$


$$C_{\text{out},3} = G_{3:0} + P_{3:0} C_{\text{in},0}$$

- The final  $C_{\text{out}}$  which is in the critical path can be computed using  $C_{\text{in}}$  using tree like structure without relying on previous stage carry !


# TREE ADDERS: BRENT KUNG ADDER

□ Brent Kung adder: logarithmic adder

□ P, G computed over 1,2,4,... bits in a tree structure




# TREE ADDERS: BRENT KUNG ADDER




□ Carry  $C_1$   $C_3$   $C_7$  : generated from input carry  $C_{in}$  in a tree fashion in log-time

# TREE ADDERS: BRENT KUNG ADDER



# TREE ADDERS: 16 BIT BRENT KUNG ADDER




■ PG generation

▽ Buffer




# TREE ADDERS: 16 BIT BRENT KUNG ADDER






# TREE ADDERS: 16 BIT BRENT KUNG ADDER



# TREE ADDERS: 16 BIT BRENT KUNG ADDER



# TREE ADDERS: 16 BIT KOGGE-STONE ADDER

