EE671: VLSI DESIGN SPRING 2024/25

LAXMEESHA SOMAPPA
DEPARTMENT OF ELECTRICAL ENGINEERING
IIT BOMBAY

laxmeesha@ee.iitb.ac.in




LECTURE – 32 MEMORY: SRAM




SRAM FULL PICTURE


- ☐ Implications:
 - □ If n is very large (tall memory) → the shared bitline per column is longer → this is a long metal in the layout → large bit-line capacitance → memory will be slower
 - □ If m is large (wide memory) → the wordline per row is longer → large wordline capacitance (because of routing and also the 2 access transistors gate cap per column) → Address decoder will drive larger load → delay limited by logical effort !!!!





READ OPERATION







- \square M3 and M1 are actually fighting for node "q" \rightarrow if M3 is strong it can turn on M2!
- ☐ During read, we do not want to disturb the state of node "q"
 - □ i.e, change in node voltage "q" should not flip the previously stored data!
- ☐ To ensure the this, M3 and M1 will have to be sized accordingly
 - □ i.e., M₁ should be stronger than M₃!! (M₁ will have lower resistor than M₃)



WRITE OPERATION







- \square To write new data \rightarrow we need to overpower the existing cell data (if bits are different)
- □ During write → tie either BL or BLb to VDD/GND
- ☐ Say we want to write "1" into a cell that was earlier holding "o"
- \square In this case, M6 and M4 will fight to control node voltage at \overline{q}
- □ As a design criteria → M4 must be stronger than M6!! (ie, M4 should have much smaller resistance compared to M6)

BIT-CELL SUMMARY

- □ Read operation dictates: M1,M2 stronger than M3, M4
- ☐ Write operation dictates: M3,M4 stronger than M5, M6
- ☐ Read:
 - \square Pre-charge bitlines (b and \overline{b}) to V_{DD} before a read operation (to remove history)
 - ☐ Fire the WL
 - \square Amplifier amplifies the change in difference voltage (between b and \overline{b}) to logic level
- ☐ Write:
 - \Box b and \overline{b} are tied to the write value (0,1 or 1,0)
 - ☐ Fire the WL
 - ☐ New data written to cell (pre-charge and amplifier not needed during write)






- □ Need to design SRAM bit cell in a technology with:
 - Arr L = 0.1 μm, V_{TN} = | V_{TP} | = 0.4 V, V_{DD} = 1.2 V, μ_n = 300 cm²/V-s, μ_p = 100 cm²/V-s, saturation velocity v_{sat} = 8 × 10⁶ cm/s, C_{ox} = 2 μF/cm²
- ☐ Design specifications of the SRAM bit cell are:
 - ☐ Total bit line capacitance = 1 pF
 - □Amplifier needs minimum of ±200 mV difference to amplify output to logic levels within 1 ns
 - ☐ The bit-cell inverter nodes can only tolerate a change of 100 mV during read
- Design equations:
 - □MOS triode current, $I_D \approx \mu Cox \frac{W}{L} \left[(V_{GS} VT)V_{DS} \frac{V_{DS}^{2}}{2} \right]$
 - ■MOS saturation current, $I_D \approx v s_{atCox} W(V_{GS} VT)$
 - □Under the assumption, for short channel MOSFETs, the velocity of the charges are saturated and hence the current will be lower than the current given by the quadratic equation


- ☐ Let us first consider the read operation
- \Box q = o is stored in the bit-cell
- \square The bitlines (b and \overline{b}) are pre-charged to V_{DD}
- What MOSFETs are ON?
 - \square M₃ \rightarrow is in saturation
 - \square M₁ \rightarrow is in triode
 - \square A current I_{cell} has to flow through these MOSFETs (discharging C_{bit})
- Equate the two currents:

$$\mu Cox \frac{W_1}{L} \left[(V_{DD} - VT) V_q - \frac{V_q^2}{2} \right] = v s_{atCoxW3} (VD_D - Vq - VT)$$

□ Substitute L = L_{min} , μ , v_{sat} , V_{DD} , V_{T} , V_{g} = 0.1 V (specs)








- Let us first consider the read operation
- \square q = o is stored in the bit-cell
- \square The bitlines (b and \overline{b}) are pre-charged to V_{DD}
- Consider the next spec, amplifier needs at least 200 mV
- \square Node b should discharge from V_{DD} to $(V_{DD}-0.2)$ in 1 ns
- $lue{}$ Difference voltage between b and \overline{b} will be 0.2 V
- We need to find out how much current is required to achieve this in 1 ns

$$I_{cell} = \frac{\Delta V}{\Delta T} Cb_{it}$$
 (what other insights from this equation? \rightarrow tall memory?)


- $\triangle V = 0.2 \text{ V}, \Delta T = 1 \text{ ns}, C_{hit} = 1 \text{ pF (all from the specs)}$
- $\Box I_{cell} = 200 \,\mu\text{A}$
- □ Substitute current in sat equation, $W_3 \approx 0.2 \,\mu m$, $W_1 \approx 0.5 \,\mu m$
- \square $W_4 = W_3$ and $W_2 = W_1$ and all $L = 0.1 \mu m$



- \square To size M₆ and M₅, lets look at the write operation
- ☐ Recall that to write a new data,
 - ☐ we need to flip the existing data in the bit cell
 - \square Remember M1 is stronger than M3 and will fight for node q
 - \square Node \overline{q} must start discharging to logic o to write new data
 - ☐ For this to happen, M2 must start turning ON
 - ☐ M2 will decisively turn ON when M1 is OFF
 - \square M1 will turn OFF when node \overline{q} is just below $V_T(M_1 V_{GS} = V_T)$




- ☐ M4 is in saturation
- M6 is in triode
- $\Box \text{ Equate the currents and set V}_{\overline{q}} = V_{T} = 0.4 \text{ V}$ $\frac{W_{4}}{W_{6}} \approx 0.5$





DESIGN EXAMPLE


- $\frac{W_4}{W_6} \approx 0.5$
- $\frac{W_1}{W_3} \approx 2.5$
- $W_4 = W_3 = 0.2 \,\mu m$
- $W_2 = W_1 = 0.5 \ \mu m$
- $W_5 = W_6 = 0.4 \ \mu m$
- \Box L = 0.1 μm



- ☐ M1, M2 strongest
- □ M3, M4 stronger than M5, M6 and weaker than M1, M2
- \square M5, M6 weakest (account for the mobility of devices when talking about strength) in this example, μ_n = 3 μ_p
- ☐ A rule of thumb in lower nodes: strength ratio is kept at 1.5

TRANSFER CURVE

■ For an SRAM bit cell, the transfer curve is also called as "Butterfly diagram"




- □ Now that we have sized the MOS, if we plot the butterfly of the back-to-back inverter, we get a plot similar to the one above
- \square However, we now have a series access transistor \rightarrow what is the impact of that?
- ☐ Let us look at the noise margin during read




STATIC READ NOISE MARGIN (SNM)


- \square Before a read, the bitlines are pre-charged to V_{DD}
- \square Similar to an inverter, we sweep the input of the inverter from o to V_{DD} (to plot the transfer curve)
 - \square But, with bit line at V_{DD} and WL at V_{DD}
- \square When input to the inverter is o, output will be at $V_{DD} \rightarrow$ no issues
- \square When input to the inverter is V_{DD} , both M1 and M3 are ON
 - \square Even though M₁ is stronger than M₃, the node q will never really reach o V!!! \rightarrow the transfer curve of this combination (during read) will be different than that of only inverter






READ SNM








- □ Addition of access transistors → reduced the noise margin (compared to inverter)
- ☐ To avoid read destruction → Static Noise Margin (SNM) must be increased
- □ Bigger the box you can fit inside the two transfer curves → better SNM!
- □ Design: start with the initial W values → keep optimizing to increase SNM
- □ But remember → entire idea behind SRAM is to reduce the area → we cannot size MOSFETs beyond a certain limit!


SRAM: FULL PICTURE



- We have looked at the Row decoder (logical effort design)
- ☐ Looked at design of individual bit-cell
- Next, we will look at the precharge circuit, column decoders, sense amplifiers

COLUMN PULL-UPS: PRE-CHARGE

- ☐ To remove all history → perform pre-charge before every read and write
- ☐ The nature of pre-charge (PC) circuit depends on the amplification (also called sense amplifier (SA)) topology



- ☐ Sequence:
 - ☐ PC is low by default (Pre-charging bit lines)
 - ☐ PC goes high
 - \square After some finite time \rightarrow WL goes high
 - ☐ Read operation starts
 - ☐ Bitlines start developing delta voltage
 - ☐ Sense amplifier (SA) enabled after finite time to amplify this delta voltage
 - ☐ Once logic levels are obtained at the output, disable WL, SA and enable PC

