

Vidyavardhini's College of Engineering & Technology

Department of Artificial Intelligence and Data Science

Experiment No. 3

1mplement code conversion

Name: Ketan Mahadik

Roll Number: 24

Date of Performance:

Date of Submission:

Aim - TO realize half adder and full adder.

Objective -

- 1) The objective of this experiment is to understand the function of Half-adder, Full-adder, Half-subtractor and Full-subtractor.
- 2) Understand how to implement Adder and Subtractor using logic gates.

Components required -

- 1. IC's 7486(X-OR), 7432(OR), 7408(AND), 7404 (NOT)
- 2. Bread Board 3. Connecting wires.

Theory -

Half adder is a combinational logic circuit with two inputs and two outputs. The half adder circuit is designed to add two single bit binary numbers A and B. It is the basic building block for addition of two single bit numbers. This circuit has two outputs CARRY and SUM.

$$Sum = A B$$

$$Carry = A B$$

Full adder is a combinational logic circuit with three inputs and two outputs. Full adder is developed to overcome the drawback of HALF ADDER circuit. It can add two one bit umbers A and B. The full adder has three inputs A, B, and CARRY in,the circuit has two outputs CARRY out and SUM.

Subtracting a single-bit binary value B from another A (i.e. A -B) produces a difference bit D and a borrow out bit B-out. This operation is called half subtraction and the circuit to realize it is called a half subtractor. The Boolean functions describing the halfSubtractor are

$$Sum = A \oplus B$$

 $Carry = A' B$

Subtracting two single-bit binary values, B, Cin from a single-bit value A produces a

CSL302: Digital Logic & Computer Organization Architecture Lab




Vidyavardhini's College of Engineering & Technology

Department of Artificial Intelligence and Data Science


difference bit D and a borrow out Br bit. This is called full subtraction. The Boolean functions describing the full-subtractor are

Circuit Diagram and Truth Table Half-adder



A	В	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Full-adder




A	В	С	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Vidyavardhini's College of Engineering & Technology

Department of Artificial Intelligence and Data Science

Screen Short:



Procedure I.

Verify the gates. 2. Make the connections as per the circuit diagram.

3. Switch on VCC and apply various combinations of input according to truth table. 4. Note down the output readings for half/full adder and half/full subtractor, Sum/difference and the carry/borrow bit for different combinations of inputs verify their truth tables.

Conclusion -

The experiment aimed to implement both a half adder and a full adder. Through this, we successfully showcased the fundamental building blocks of binary addition in digital circuits. The half adder provided the foundation for adding two binary digits, while the full adder extended this concept to handle three inputs, enabling more comprehensive binary addition. This experiment

CSL302: Digital Logic & Computer Organization Architecture Lab

emphasized the critical role of these circuits in arithmetic operations within digital systems, laying the groundwork for more complex computational processes in digital logic design.