
Kevin Cendana

HW#6 CSc 137, Singh (20 Points)

For problems 6.1 through 6.3: Suppose the propagation delay of an 8-bit adder is 0.8ns, adder/subtractor is 1.1ns, 2-to-1 mux is 0.3ns, and 4-to-1 mux is 0.6ns. Also, assume register setup time (τ_{st}), clock-to-q (τ_{ca}), and clock-skew (τ_{cs}) are all 0.05ns. (15 points)


- Calculate the required maximum clock frequency for each of the following data paths:
 - Single-cycle data path in Fig. 6.2. $\tau \ge 2\Delta_{ADD} + \Delta_{ADD/SUB} + \tau_{st} + \tau_{cq} + \tau_{cs}$

$$\tau \ge 2\Delta_{\text{ADD}} + \Delta_{\text{ADD/SUB}} + \tau_{\text{st}} + \tau_{cq} + \tau_{cs}$$




Odelay: $0.8 \pm 0.8nc + 1.1ns + 0.05nc(3) = 2.85ns$ in M5 adder adder adder subtraction $T_{st} + T_{cs} + T_{cg}$ ② ns=\mus_12.8 ns. $10^{-3}ms = 0.028\mu s$ $\frac{1}{period} = \frac{1}{a.00288\mu s} = ~351 \text{ mhz}$

b. Multi-cycle data path in Fig. 6.3.



 \bullet delay in ns'. $\tau \geq \Delta_{\text{MUXI}} + \Delta_{\text{ADD/SUB}} + \Delta_{\text{MUX2}} + \tau_{st} + \tau_{cq} + \tau_{ss}$



Pipelined data path in Fig. 6.4.

1. 0.15 +(4-1).0.15 + 3°0.15+0.8(2) +1.1=4,2 ns

Estimate the speedup between the following data paths when generating N = 1000 quantities $A_i + B_i +$ $C_i \pm D_i$ for i = 0, 1, 2, ..., 999. Ignore the data reading and writing delays. (5 points)


a. Problem 6.1a vs. 6.1c


Speed up =
$$\frac{NF}{K+N-1} = \frac{(1000)(3)}{3+(000-1)} = \frac{3000}{(002)}$$

= 2.99

Extra Credit: 10 points

5.1 Non-return-to-zero inverted (NRZI) is a data coding scheme used to communicate with USB devices. The output signal (z) of a NRZI generator transitions when the input bit (x) is 0 and remains at constant previous value (0 or 1) when the input bit is 1. That is, from right to left when the input to the NRZI generator is 0 0 0 0 0, its output from right to left will transition as 1 0 1 0 1 0. Its output for consecutive 1s at the input, however, will remain at the previous output value. For example, the NRZI generator outputs from right to left z: 0 0 0 0 0 1 0 1 1 1 1 0 1 0 1 1 for input X: 1 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 read from right to left. Likewise, for X = 0xCF0C, Z: 0xEFAE. Design the NRZI generator. Design the circuit for the NRZI (Hint: design a Mealy FSM). (5 points)





Current State	input	next	output
g.	×	do	Z
0	0	1	-
0	1	0	0
_	0	Q	0
J)	(1
$=z+\overline{q}x+qx$			

do

