Problems 1.3, 1.4, 1.5, 1.14 (3 points each)

Reading assignment: Section 1.1 to 1.4 (all sub-sections)


Advance reading assignment: Section 2.1 through .4 all subsections

1.3) What is the 16-bit FP representation of -5.375 in hex with 1 bit sign, 4-bit biased exponent, and 11-bit fraction, where bias offset = 7?


biased
$$exp = unbiased exp + biased offset$$

 $b.exp = 2 = 7$
 $= 9$
 $= [00]$

1001011000000



1.4) What is the real number equivalent to FP number 0x3400 with 1-bit sign, 4-bit biased exponent, 11-bit offset = 7?



0011 0100 0000 0000

bitsign 4 bit 11 bit Aradian

biased exp


biased exponent = unbiased exp ! biased oftset $= \frac{(0110)_2 - 7}{6 - 7}$

fraction bies = 0. [00 0000 0000 = | ×2

real number =
$$\frac{1}{1 + 6.5} \times 2$$

= $\frac{1 + 0.5}{2}$

1.5 What is the real equivalent to FP equivalent to FP number 0x3400 with 1-bit sign, 4-bit biased exponent, 11-bit fraction, and biased offset = 8



real pumber =
$$\frac{1}{1 + f_{modim bit}} \times 2^{biased} \exp$$

$$= \frac{1}{1 + 0.50} \times 2^{-2}$$

$$= 1.5 \times 0.25$$

$$= 0.375$$

1.14) What is a Von Neumann architecture bottleneck? The Von Neumann architecture bottleneck is a limitation of accessing memory in basic computer architecture. The three main operations fetch, decode, and execute can all occur in memory, which presents the problem of only being able to do one at a time sequentially. Executing an instruction is fast but reading/writing to memory is very slow by comparison, meaning you have to wait for more memory before processing something. This problem is exacerbated by the fact that the performance of CPUS increases faster over the years compared to memory. The disadvantage of Von Neumann architecture is that memory for instructions and data are unified and shared with one data bus and one address bus between processor and memory. Instructions and data have to be fetched in sequential order, known as the Von Neumann Bottleneck, which limits the bandwidth of memory accesses. It is common in microprocessors today to have the level 1 cache separated into instruction and data caches which helps bandwidth.