Problem I: Consider the sequential circuit in Figure 5.31 where the adder is a CLA. Its simplified circuit is shown in Figure 5.32. Assuming that the Flip-Flips register set-up time, clock-to-q, and clock-skew are each 0.1 ns, AND gate = 0.2 ns and EXOR = 0.3 ns determine the upper bound for its clock frequency. (10 pts)




FIGURE 5.32 A synchronously cleared bit-parallel mod-8 up-counter using a simplified CLA adder and a simplified MUX.

In order to design a bit-parallel k-bit counter slice, the slice must include both the i and o interface signals that were discussed earlier in the design of

5.11) Design Mealy sequence recognizer that detects the overlapping sequence "1001". Use binary encoded state labels.

