TRANS	<b>EER</b>		I	ı			F	lag	s			
Name	Comment	Code	Operation	0	D	ı				Α	Р	С
MOV	Move (copy)	MOV Dest,Source	Dest:=Source									
XCHG	Exchange	XCHG Op1,Op2	Op1:=Op2 , Op2:=Op1									
STC	Set Carry	STC	CF:=1									1
CLC	Clear Carry	CLC	CF:=0									0
CMC	Complement Carry	CMC	CF:= ¬CF									±
STD	Set Direction	STD	DF:=1 (string op's downwards)		1							
CLD	Clear Direction	CLD	DF:=0 (string op's upwards)		0							
STI	Set Interrupt	STI	IF:=1			1						
CLI	Clear Interrupt	CLI	IF:=0			0						
PUSH	Push onto stack	PUSH Source	DEC SP, [SP]:=Source									
PUSHF	Push flags	PUSHF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL									
PUSHA	Push all general registers	PUSHA	AX, CX, DX, BX, SP, BP, SI, DI									
POP	Pop from stack	POP Dest	Dest:=[SP], INC SP									
POPF	Pop flags	POPF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL	±	±	±	±	±	±	±	Ħ	±
POPA	Pop all general registers	POPA	DI, SI, BP, SP, BX, DX, CX, AX									
CBW	Convert byte to word	CBW	AX:=AL (signed)									
CWD	Convert word to double	CWD	DX:AX:=AX (signed)	±				±	±	±	±	±
CWDE	Conv word extended double	CWDE 386	EAX:=AX (signed)									
IN i	Input	IN Dest, Port	AL/AX/EAX := byte/word/double of specified port									
OUT i	Output	OUT Port, Source	Byte/word/double of specified port := AL/AX/EAX									
i for mor	e information see instruction sp	ecifications	Flags: ±=affected by this instruction ?=undefined at	ter th	nis in	stru	ction					
ARITHN	METIC			Flags								
Name	Comment	Code	Operation	0	D	ı	T	s	Z	Α	Р	С
ADD	Add	ADD Dest,Source	Dest:=Dest+Source	±				±	±	±	±	±
ADC	Add with Carry	ADC Dest,Source	Dest:=Dest+Source+CF	±				±	±	±	±	±
SUB	Subtract	SUB Dest.Source	Dest:=Dest-Source	±				±	±	±	±	±

ARITHN	METIC			Flags								
Name	Comment	Code	Operation	0	D	-	Т	s	Z	Α	Р	С
ADD	Add	ADD Dest,Source	Dest:=Dest+Source	Ħ				±	Ħ	±	±	±
ADC	Add with Carry	ADC Dest,Source	Dest:=Dest+Source+CF	±				±	±	±	±	±
SUB	Subtract	SUB Dest,Source	Dest:=Dest-Source	Ħ				±	Ħ	±	±	±
SBB	Subtract with borrow	SBB Dest,Source	Dest:=Dest-(Source+CF)	#				±	Ħ	±	±	±
DIV	Divide (unsigned)	DIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
DIV	Divide (unsigned)	DIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	۰-				?	۰-	?	?	?
DIV 386	Divide (unsigned)	DIV Op	Op=doublew.: EAX:=EDX:EAX / Op	?				?	?	?	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	۰-				٠-	۰-	?	?	?
IDIV 386	Signed Integer Divide	IDIV Op	Op=doublew.: EAX:=EDX:EAX / Op	۰-				?	۰-	?	?	?
MUL	Multiply (unsigned)	MUL Op	Op=byte: AX:=AL*Op if AH=0 ◆	±				?	?	?	?	±
MUL	Multiply (unsigned)	MUL Op	Op=word: DX:AX:=AX*Op if DX=0 ◆	Ħ				?	?	?	?	±
MUL 386	Multiply (unsigned)	MUL Op	Op=double: EDX:EAX:=EAX*Op if EDX=0 ◆	#				٠-	۰-	?	?	±
IMUL $i$	Signed Integer Multiply	IMUL Op	Op=byte: AX:=AL*Op if AL sufficient ◆	Ħ				?	?	?	?	±
IMUL	Signed Integer Multiply	IMUL Op	Op=word: DX:AX:=AX*Op if AX sufficient ◆	+1				٠-	۰-	?	?	±
IMUL 386	Signed Integer Multiply	IMUL Op	Op=double: EDX:EAX:=EAX*Op if EAX sufficient ◆	±				?	?	?	?	±
INC	Increment	INC Op	Op:=Op+1 (Carry not affected !)	Ħ				±	±	±	±	
DEC	Decrement	DEC Op	Op:=Op-1 (Carry not affected !)	±				±	±	±	±	
CMP	Compare	CMP Op1,Op2	Op1-Op2	±				±	±	±	±	±
SAL	Shift arithmetic left (= SHL)	SAL Op, Quantity		i				±	±	?	±	±
SAR	Shift arithmetic right	SAR Op, Quantity		i				±	±	?	±	±
RCL	Rotate left through Carry	RCL Op, Quantity		i								±
RCR	Rotate right through Carry	RCR Op, Quantity		i								±
ROL	Rotate left	ROL Op, Quantity		i								±
ROR	Rotate right	ROR Op, Quantity		i								±

i for more information see instruction specifications	♦ then CF:=0 OF:=0 else CF:=1 OF:=1


LOGIC						Flags						
Name	Comment	Code	Operation	0	D	ı	Т	s	z	Α	Р	С
NEG	Negate (two-complement)	NEG Op	Op:=0-Op if Op=0 then CF:=0 else CF:=1	±				±	±	±	±	±
NOT	Invert each bit	NOT Op	Op:=-Op (invert each bit)									
AND	Logical and	AND Dest,Source	Dest:=Dest∧ Source	0				±	±	?	±	0
OR	Logical or	OR Dest,Source	Dest:=DestySource	0				±	±	?	±	0
XOR	Logical exclusive or	XOR Dest,Source	Dest:=Dest (exor) Source	0				±	±	?	±	0
SHL	Shift logical left (= SAL)	SHL Op, Quantity	- B←®	i				±	±	?	±	±
SHR	Shift logical right	SHR Op, Quantity		i				±	±	?	±	±

MISC						Flags								
Name Comment Cod		Code	Operation		D	-	Т	S	Z	Α	Р			
NOP	No operation	NOP	No operation											
LEA	Load effective address	LEA Dest,Source	Dest := address of Source											
INT	Interrupt	INT Nr	interrupts current program, runs spec. int-program			0	0							

JUMPS Name	(flags remain unchanged) Comment	Code	Operation	Name	Comment	Code	Operation
CALL	Call subroutine	CALL Proc		RET	Return from subroutine	RET	
JMP	Jump	JMP Dest					
JE	Jump if Equal	JE Dest	(= JZ)	JNE	Jump if not Equal	JNE Dest	(= JNZ)
JZ	Jump if Zero	JZ Dest	(= JE)	JNZ	Jump if not Zero	JNZ Dest	(= JNE)
JCXZ	Jump if CX Zero	JCXZ Dest		JECXZ	Jump if ECX Zero	JECXZ Dest	38
JP	Jump if Parity (Parity Even)	JP Dest	(= JPE)	JNP	Jump if no Parity (Parity Odd)	JNP Dest	(= JPO)
JPE	Jump if Parity Even	JPE Dest	(= JP)	JPO	Jump if Parity Odd	JPO Dest	(= JNP)

JUMP:	S Unsigned (Cardinal)			JUMPS	Signed (Integer)		
JA	Jump if Above	JA Dest	(= JNBE)	JG	Jump if Greater	JG Dest	(= JNLE)
JAE	Jump if Above or Equal	JAE Dest	(= JNB = JNC)	JGE	Jump if Greater or Equal	JGE Dest	(= JNL)
JB	Jump if Below	JB Dest	(= JNAE = JC)	JL	Jump if Less	JL Dest	(= JNGE)
JBE	Jump if Below or Equal	JBE Dest	(= JNA)	JLE	Jump if Less or Equal	JLE Dest	(= JNG)
JNA	Jump if not Above	JNA Dest	(= JBE)	JNG	Jump if not Greater	JNG Dest	(= JLE)
JNAE	Jump if not Above or Equal	JNAE Dest	(= JB = JC)	JNGE	Jump if not Greater or Equal	JNGE Dest	(= JL)
JNB	Jump if not Below	JNB Dest	(= JAE = JNC)	JNL	Jump if not Less	JNL Dest	(= JGE)
JNBE	Jump if not Below or Equal	JNBE Dest	(= JA)	JNLE	Jump if not Less or Equal	JNLE Dest	(= JG)
JC	Jump if Carry	JC Dest		JO	Jump if Overflow	JO Dest	
JNC	Jump if no Carry	JNC Dest		JNO	Jump if no Overflow	JNO Dest	
		-		JS	Jump if Sign (= negative)	JS Dest	
Gener	General Registers:				Jump if no Sign (= positive)	JNS Dest	

## General Registers:



# Flags: ---ODITSZ-A-P-C

## Control Flags (how instructions are carried out):

D: Direction 1 = string op's process down from high to low address

I: Interrupt whether interrupts can occur. 1= enabled

T: Trap single step for debugging

.DOSSEG ; Demo program

.STACK 1024

EQU 2 ; Const

.DATA

DB? ; define Byte, any value DW 1010b ; define Word, binary DW 257 ; define Word, decimal DD 0AFFFFh ; define Doubleword, hex

DB "Hello !",0 ; define String

.CODE

MOV AX, DGROUP ; resolved by linker MOV DS,AX ; init datasegment reg MOV [VarB],42 ; init VarB

MOV [VarD],-7 ; set VarD MOV BX,Offset[S] ; addr of "H" of "Hello !"

MOV AX,[VarW] ; get value into accumulator ADD AX,[VarW2] ; add VarW2 to AX MOV [VarW2],AX ; store AX in VarW2

MOV AX,4C00h ; back to system INT 21h

END main

## Status Flags (result of operations):

C: Carry result of unsigned op. is too large or below zero. 1 = carry/borrow O: Overflow result of signed op. is too large or small. 1 = overflow/underflow S: Sign sign of result. Reasonable for Integer only. 1 = neg. / 0 = pos. Z: Zero

result of operation is zero. 1 = zero A: Aux. carry similar to Carry but restricted to the low nibble only

P: Parity 1 = result has even number of set bits

Download latest version free of charge from <a href="www.jegerlehner.ch/intel">www.jegerlehner.ch/intel</a> This page may be freely distributed without cost provided it is not changed. All rights reser

