

TRANSFER			Flags									
Name	Comment	Code	Operation	O	D	I	T	S	Z	A	P	C
MOV	Move (copy)	MOV Dest,Source	Dest=Source									
XCHG	Exchange	XCHG Op1,Op2	Op1=Op2 Op2=Op1									
STC	Set Carry	STC	CF=1									1
CLC	Clear Carry	CLC	CF=0									0
CMC	Complement Carry	CMC	CF=¬CF									z
STD	Set Direction	STD	DF=1 (setting op's downwards)					1				
CLD	Clear Direction	CLD	DF=0 (setting op's upwards)					0				
STI	Set Interrupt	STI	IF=1							1		
CLI	Clear Interrupt	CLI	IF=0							0		
PUSH	Push onto stack	PUSH Source	DEC SP, [SP]=Source									
PUSHF	Push flags	PUSHF	O, D, I, T, S, Z, A, P, C 286+; also NT, IOPL									
PUSHA	Push all general registers	PUSHA	AX, CX, DX, BX, SP, BP, SI, DI									
POP	Pop from stack	POP Dest	Dest=SP, INC SP									
POPF	Pop flags	POPF	O, D, I, T, S, Z, A, P, C 286+; also NT, IOPL	z	z	z	z	z	z	z	z	z
POPA	Pop all general registers	POPA	DI, SI, BP, BP, SP, DX, CX, AX									
CBW	Convert byte to word	CBW	AX=AL (signed)									
CWD	Convert word to double	CWD	DX:AX=AX (signed)	z					z	z	z	z
CQWB	Conv word extended double	CQWB	EAX=AX (signed)									
IN	Input	IN Dest, Port	AL/AX/EAX = byte/word/double of specified port									
OUT	Output	OUT Port, Source	Byte/word/double of specified port = AL/AX/EAX									

z for more information see instruction specifications Flags: z=reflected by this instruction *Undefined after this instruction

ARITHMETIC			Flags									
Name	Comment	Code	Operation	O	D	I	T	S	Z	A	P	C
ADD	Add	ADD Dest,Source	Dest=Dest+Source	z					z	z	z	z
ADC	Add with Carry	ADC Dest,Source	Dest=Dest+Source+CF	z					z	z	z	z
SUB	Subtract	SUB Dest,Source	Dest=Dest-Source	z					z	z	z	z
SBB	Subtract with borrow	SBB Dest,Source	Dest=Dest-Source+CF	z					z	z	z	z
DIV	Divide (unsigned)	DIV Op	Op=byte: AL=AX / Op AH=Rest	7					7	7	7	7
DIV	Divide (unsigned)	DIV Op	Op=word: AX=DX:AX / Op DX=Rest	7					7	7	7	7
DIV	Divide (unsigned)	DIV	Op=double: EAX=EDX:EAX / Op EDX=Rest	7					7	7	7	7
IDIV	Signed Integer Divide	IDIV Op	Op=byte: AL=AX / Op AH=Rest	7					7	7	7	7
IDIV	Signed Integer Divide	IDIV Op	Op=word: AX=DX:AX / Op DX=Rest	7					7	7	7	7
IDIV	Signed Integer Divide	IDIV	Op=double: EAX=EDX:EAX / Op EDX=Rest	7					7	7	7	7
MUL	Multiply (unsigned)	MUL Op	Op=byte: AX=AX*Op if AH=0	z					7	7	7	z
MUL	Multiply (unsigned)	MUL Op	Op=word: DX:AX=AX*Op if DX=0	z					7	7	7	z
MUL	Multiply (unsigned)	MUL Op	Op=double: EDX:EAX=AX*Op if EDX=0	z					7	7	7	z
IMUL	Signed Integer Multiply	IMUL Op	Op=byte: AX=AX*Op if AL sufficient	z					7	7	7	z
IMUL	Signed Integer Multiply	IMUL Op	Op=word: DX:AX=AX*Op if AX sufficient	z					7	7	7	z
IMUL	Signed Integer Multiply	IMUL	Op=double: EDI:EAX=AX*Op if EAX sufficient	z					7	7	7	z
INC	Increment	INC Op	Op=Op+1 (Carry not affected!)	z					z	z	z	z
DEC	Decrement	DEC Op	Op=Op-1 (Carry not affected!)	z					z	z	z	z
CMP	Compare	CMP Op1,Op2	Op1-Op2	z					z	z	z	z
SAL	Shift arithmetic left (←SHL)	SAL Op,Quantity	SHL ←0 →0	7					z	z	z	z
SAR	Shift arithmetic right	SAR Op,Quantity	SHR ←0 →0	7					z	z	z	z
RCL	Rotate left through Carry	RCL Op,Quantity	SHL ←0 →0	7								z
RCR	Rotate right through Carry	RCR Op,Quantity	SHR ←0 →0	7								z
ROL	Rotate left	ROL Op,Quantity	SHL ←0 →0	7								z
ROR	Rotate right	ROR Op,Quantity	SHR ←0 →0	7								z

z for more information see instruction specifications *then CF=0, OF=0 else CF=1, OF=1

LOGIC			Flags									
Name	Comment	Code	Operation	O	D	I	T	S	Z	A	P	C
NEG	Negate (two-complement)	NEG Op	Op=¬Op if Op=0 then CF=0 else CF=1	z					z	z	z	z
NOT	Invert each bit	NOT Op	Op=¬Op (invert each bit)						0	z	z	z
AND	Logical and	AND Dest,Source	Dest=Dest & Source						0	z	z	z
OR	Logical or	OR Dest,Source	Dest=Dest Source						0	z	z	z
XOR	Logical exclusive or	XOR Dest,Source	Dest=Dest ^ Source						0	z	z	z
SHL	Shift logical left (←SAL)	SHL Op,Quantity	SHL ←0 →0	7					z	z	z	z
SHR	Shift logical right	SHR Op,Quantity	SHR ←0 →0	7					z	z	z	z

MISC			Flags									
Name	Comment	Code	Operation	O	D	I	T	S	Z	A	P	C
NOP	No operation	NOP	No operation									
LEA	Load effective address	LEA Dest,Source	Dest = address of Source									
INT	Interrupt	INT N	Interrupt current program, runs spec. int-program					0	0			


JUMPS (flags remain unchanged)

Name	Comment	Code	Operation	Name	Comment	Code	Operation
CALL	Call subroutine	CALL Proc		RET	Return from subroutine	RET	
JMP	Jump	JMP Dest					
JE	Jump if Equal	JE Dest	(= JZ)	JNE	Jump if not Equal	JNE Dest	(= JNZ)
JZ	Jump if Zero	JZ Dest	(= JE)	JNZ	Jump if not Zero	JNZ Dest	(= JNE)
JCXZ	Jump if CX Zero	JCXZ Dest		JECXZ	Jump if ECX Zero	JECXZ Dest	
JPE	Jump if Parity (Parity Even)	JPE Dest	(= JPE)	JNP	Jump if no Parity (Parity Odd)	JNP Dest	(= JPO)
JPO	Jump if Parity (Parity Even)	JPO Dest	(= JPE)	JPO	Jump if Parity (Parity Odd)	JPO Dest	(= JNP)

JUMPS Unsigned (Cardinal)

Name	Comment	Code	Operation	Name	Comment	Code	Operation
JAE	Jump if Above	JAE Dest	(= JNB)	JG	Jump if Greater	JG Dest	(= JNLE)
JAE	Jump if Above or Equal	JAE Dest	(= JNB = JNC)	JGE	Jump if Greater or Equal	JGE Dest	(= JNL)
JBE	Jump if Below	JBE Dest	(= JNAE = JC)	JL	Jump if Less	JL Dest	(= JNGE)
JBE	Jump if Below or Equal	JBE Dest	(= JNA)	JLE	Jump if Less or Equal	JLE Dest	(= JNG)
JNB	Jump if not Above	JNB Dest	(= JBE)	JNG	Jump if not Greater	JNG Dest	(= JLE)
JNAE	Jump if not Above or Equal	JNAE Dest	(= JB = JC)	JNGE	Jump if not Greater or Equal	JNGE Dest	(= JL)
JNB	Jump if not Below	JNB Dest	(= JAE = JNC)	JNL	Jump if not Less	JNL Dest	(= JGE)
JNBE	Jump if not Below or Equal	JNBE Dest	(= JA)	JNLE	Jump if not Less or Equal	JNLE Dest	(= JG)
JNC	Jump if Carry	JNC Dest		JNO	Jump if Overflow	JNO Dest	
JNC	Jump if no Carry	JNC Dest		JNO	Jump if no Overflow	JNO Dest	
JS	Jump if Sign (= negative)	JS Dest		JNS	Jump if no Sign (= positive)	JNS Dest	

General Registers:



Flags: C O S Z A P C

Example:

DOSSEG ; Demo program
MODEL SMALL
STACK 1024
EQU 2
Two ; Const
DATA
VarB DB 7 ; define Byte, any value
VarW DW 1010b ; define Word, binary
VarD DD 257 ; define Word, decimal
VarD DB 'Hello!',0 ; define Doubleword, hex
S ; define String
main: MOV AX,DGROUP ; resolved by linker
MOV DS,AX ; init datasegment reg
MOV VarB,42 ; init VarB
MOV VarW,7 ; set VarD
MOV BX,Offset[S] ; add of "H" of "Hello!"
MOV AX,[VarW] ; get value into accumulator
ADD AX,[VarD] ; add VarW2 to AX
MOV [VarW2],AX ; store AX in VarW2
MOV AX,4C00h ; back to system
INT 21h
END main

Status Flags (result of operations):

C: Carry
O: Overflow
S: Sign
Z: Zero
A: Aux. carry
P: Parity

Download latest version free of charge from www.gutenberg.org This page may be freely distributed without cost provided it is not changed. All rights reserved

some bytes WORD 42 DUP(0)
It means they are initialized to 0.
Integer information:
• A signed integer stores the sign in the most significant bit.
• The integer range of ASCII codes is 0 to 127
• 32 bit signed integer range:

Type	Used For
BYTE	Character, string, 1-byte int
WORD	2 byte int, address
DWORD	4 byte unsigned int, address
SDWORD	4 byte signed int
FWORD	6-byte int
QWORD	8 byte int
TBYTE	10-byte int
REAL4	4-byte floating-point
REAL8	8-byte floating-point
REAL10	10-byte floating-point

Declare an array as follows:

Data Types:

Parts of instruction from left to right:
• Label, mnemonic, operand,
comment

Control
Parts of instruction from left to right:
• Label, mnemonic, operand,
comment

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

some bytes WORD 42 DUP(0)
It means they are initialized to 0.
Integer information:
• A signed integer stores the sign in the most significant bit.
• The integer range of ASCII codes is 0 to 127
• 32 bit signed integer range:

Type	Used For
BYTE	Character, string, 1-byte int
WORD	2 byte int, address
DWORD	4 byte unsigned int, address
SDWORD	4 byte signed int
FWORD	6-byte int
QWORD	8 byte int
TBYTE	10-byte int
REAL4	4-byte floating-point
REAL8	8-byte floating-point
REAL10	10-byte floating-point

Declare an array as follows:

Data Types:

Parts of instruction from left to right:
• Label, mnemonic, operand,
comment

Control
Parts of instruction from left to right:
• Label, mnemonic, operand,
comment

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Control

Hamming Code:

- Required number of parity bits is $\log_2 m + 1$
- Test: does an AND operation sets CF to zero, SF to MSB and ZF, only if it is zero afterwards
- AND = if both are 1 then 1
- OR = either one is One
- XOR = they are different

WEEK 4:

- CALL
 - pushes the offset of the next instruction in the calling procedure onto the system stack.
- Copies the address of the called procedure into EIP
- Executes the called procedure until RET

RET

- Pops the top of stack into EIP
- Syntax RET n, n causes n to be added to the stack pointer after EIP is assigned a value (for variables passed to the stack)

PUSH

- Decrements the stack pointer by 4
- Actual decrements depends on operand
- POP
 - Copies value at ESP into a register or variable

Week 5

- Activation record:
 - Area of the stack used for a procedure's return address, passed parameters, saved registers, and local variables
- Created by the following steps:
 - Calling program pushes arguments onto the stack and calls the procedure

- The called procedure pushes EBP onto the stack, and sets EBP to ESP

Addressing Modes:

- Register indirect: Access memory through address in a register
 - `mov [edx+12], eax`
- Indexed: array name, with "distance" to element in a register
 - `mov list[edi], eax`

- Base-indexed: starting address in one register, offset in another; add `mov eax, [edx + ecx]` and access memory

- Randomize procedure: must be called once at the beginning of the program.
- RandomRange – Generates a random number in [0 .. N-1]
 - Pre: N > 0 in eax
 - Post: random integer in [0 .. N-1] in eax
 - Range = hi - lo + 1

Week 6

- OFFSET
 - returns the distance in bytes, of a label from the beginning of its enclosing segment.

PTR

- Overrides the default type of a label, provides the flexibility to access part of a variable
 - EX:
 - `myDouble DWORD 12345678h`
 - `mov ax, mydouble -> error`
 - `mov ax, WORD PTR myDouble -> 5678h`
 - `mov WORD PTR myDouble, 1357h -> saves 1357h`

- Little Endian order is used when storing data in memory: in memory
 - 78h 56h 34h 12h
 - `mov al, BYTE PTR [myDouble + 1] = 56h`

TYPE

- Returns the size, in bytes, of a single element of a data declaration
 - `var1 BYTE`
 - `move eax, TYPE var1 ;1`
- LENGTHOF
 - Counts the number of elements in a single data declaration
 - `LIST1 WORD 30 DUP (?) ;30`
 - `Byte1 BYTE 10, 20, 30 ;3`
 - `digitStr BYTE "1234567", 0 ;8`
- SIZEOF
 - operator returns a value that is equivalent to multiplying LENGTHOF by TYPE

A data declaration spans multiple lines if each line ends with a comma.

- `mov edx, listD[esi * TYPE listD]` Note: you can declare a pointer variable that contains the offset of another variable
- Example:
 - List DWORD 100 DUP(?)
 - PTR DWORD list
 - ;Contains OFFSET list

Two Dimensional Arrays:

- Example:
 - Matrix DWORD 5 DUP (3 DUP (?)) ; 15 elements
- An elements address is calculated as the base address plus an offset
- `BaseAddress + elementSize * [(row# * elementsPerRow) + column#]`

String Primitives:

- lodsb
 - Moves byte at [esi] into the AL register
 - Increments esi if direction flag is 0
 - Decrements esi if the direction flag is 1
- stosb
 - Moves byte in the AL register to memory at [edi]
 - Increments edi if direction flag is 0
 - Decrements edi if direction flag is 1

cid

- Sets the direction flag to 0
- Causes esi and edi to be incremented by lodsb an stosb
- Use for moving "forward" through an array
- std
 - Sets direction flag to 1
 - Causes esi and edi to be decremented by lodsb and stosb
 - Used for moving "backward" through an array
- Readint Algorithm:
 - Get str
 - X = 0
 - for k = 0 to (len(str) - 1)
 - if 48 <= str[k] <= 57
 - x = 10 * X + (str[k] - 48)

else break

- Floating Point:
 - Pushdown stack
 - Operations are defined for the "top" one or two registers
 - Registers referenced by name ST(x)
 - ST = ST(0) = top of stack
 - Instruction Format
 - OP CODE
 - OP CODE destination
 - FINIT initialize FPU register stack
 - FLD MemVar
 - Push ST(i) "down" to ST(i + 1) for i = 0 .. 6
 - Load ST(0) with Mem Var
 - FST MemVar
 - Move top of stack to memory
 - Leave result in ST(0)
 - FSTP MemVar
 - Pop top of stack to memory
 - Move ST(i) "up" to ST(i-1) for i = 1..7
 - FADD: Addition (pop top two, add, push result)
 - FSUB: Subtraction
 - FMUL: Multiplication
 - FDIV: Division
 - FDIVR: Division (reverses operands)
 - FCOS: Cosine (uses radians)
 - FSIN: Sine (uses radians)
 - FSQRT: Square Root
 - FABS: Absolute Value
 - FYL2X: $y * \log_2(x)$ X is in ST(0), Y is in ST(1)
 - FYL2XP1: $y * \log_2(x) + 1$

- During assembly, entire macro code is substituted for each call
- A macro must be defined before it can be invoked

Macroname MACRO [param-1, param-2, ...]

Statement-list

ENDM



- mWriteStr Macro buffer
- push edx
- move dx, OFFSET buffer
- call WriteString
- pop edx
- ENDM
- Should specify that a label is LOCAL

Macro vs Procedure:

- Macros are very convenient
- Macros execute faster than procedure
- Macros are invoked by name
- If macro is called many times, the assembler produces "fat code"
- Use a macro for short code that is called "a few" times and uses only a few registers
- Use a procedure for more complex code or code that is called "many" times

Boolean Expressions

Func	Log	Boolean
NOT(A)	$\sim A$	A/
AND(A,B)	A AND B	AB
OR(A,B)	A OR B	A+B
XOR(A,B)	A XOR B	A⊕B
NAND(A,B)	A NAND B	AB/
NOR(A,B)	A NOR B	A+B/
XNOR(A,B)	A XNOR B	A⊕B



Function of n binary variables has 2ⁿ possible combinations of values for the variables

Week 8:

- Internal Bus
- Control Unit, ALU, Registers, Addressing Unit communicate via a bus.
- Speed depends on bus width and bus length
- Random access memory (RAM)
- Read Only Memory (ROM)
- Clock Cycles
 - Near light speed
 - Clock cycle length determines CPU speed (mostly)

RISC – Reduced Instruction Set Computer

- Clock Cycles
- Instruction executed directly by hardware
- Only LOAD and STORE instructions reference memory
- Multiprocessor parallelism – Shared memory
- Multicomputer Parallelism – distributed memory
- Multi-Processor
 - Difficult to build
 - Relatively Easy to Program
- Multi-Computer
 - Easy to build
 - Extremely difficult to program

Amdahl's Law

$$\text{Speedup} = n / (1 + (n - 1)f)$$

$$\text{Total time} = fT + (1-f)T / n$$

$$\text{Max speed up} = 1/f$$