• Meio Somador

• A porta lógica XOR só é verdade quando o número de verdades for impar.

*** Soma Binária**

0 + 0 = 0

0 + 1 = 1

1 + 0 = 1

1 + 1 = 0 (1)

*** Subtração Binária**

0 − 0 = 0

1 − 0 = 1

1 − 1 = 0

0 − 1 = 1 (1)

*** (Vai 1)**

→ Carry in

Carry out →

• Tabela Verdade

A	+	B	=	Sum	Carry out
0		0		0	0
0		1		1	0
1		0		1	0
1		1		0	1

Input | Output



• Mapa de Karnaugh



SUM

A'B + AB'

A ⊕ B



Carry out

A.B

- Circuito Eletrônico




Operando_A
INPUT
VCC
Operando_B
INPUT
VCC
XOR
inst
OUTPUT
Sum
AND2
inst2
OUTPUT
Carry_out


Operando_A
Operando_B
inst2
inst
Carry_out
Sum


Simulation Waveform Editor - C:/Users/kevin/Documents/FPGA/FPGA - FPGA - [FPGA_20240802210059.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 925.47 ns
Interval: 925.47 ns
Start: 0 ps
End: 0 ps
Name
Operando_A
Operando_B
Sum
Carry_out
0 ps 40.0 ns 80.0 ns 120.0 ns 160.0 ns 200.0 ns 240.0 ns 280.0 ns 320.0 ns 360.0 ns 400.0 ns 440.0 ns 480.0 ns 520.0 ns 560.0 ns 600.0 ns 640.0 ns 680.0 ns 720.0 ns 760.0 ns 800.0 ns 840.0 ns 880.0 ns 920.0 ns 960.0 ns 1.0 us
0 ps
0%
00:00:00