


BME 393L: Pre-Lab 3

Question-1

The VHDL code that was given (seven_segment.vhd) was completed for the remaining cases/characters.



```
1  -- This code is half-written. To be completed by students.
2  -- The goal is showing the value of data_in input on the segments_out output.
3
4  --
5  --
6  --
7  --
8  --
9  --
10 --
11 --
12 -- Each segment of a, b, c, d, e, f, and g can be turned ON or OFF independently.
13 -- The following line is from page 32 of the C5G_User_Manual document available on FPGA_Datasheets folder on LEARN.
14 -- "Applying a low logic level to a segment will light it up and applying a high logic level turns it off."
15
16 library ieee;
17 use ieee.std_logic_1164.all;
18 use ieee.numeric_std.all;
19
20 entity seven_segment is port(
21     SW: in std_logic_vector(4 downto 0); -- The 4 bit data to be displayed
22     HEX0: out std_logic_vector(6 downto 0) ); -- 7 bits out to a 7-segment display
23 end entity seven_segment;
24
25 architecture behavioral of seven_segment is
26     signal data_in: std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
27     signal blanking: std_logic; -- Blank the output if this is input is set to HIGH
28     signal segments_out: std_logic_vector(6 downto 0); -- 7 bits out to a 7-segment display
29 begin
30     data_in(3 downto 0) <= SW(3 downto 0);
31     blanking <= SW(4);
32     with blanking & data_in select
33         -- gfedcba
34         segments_out(6 downto 0) <= "1000000" when "00000", -- 0
35         "1111001" when "00001", -- 1
36         "0100100" when "00010", -- 2
37         "0110000" when "00011", -- 3
38         "0011001" when "00100", -- 4
39         "0010010" when "00101", -- 5
40         "0000010" when "00110", -- 6
41         "1111000" when "00111", -- 7
42         "0000000" when "01000", -- 8
43         "0010000" when "01001", -- 9
44         "0001000" when "01010", -- a
45         "0000011" when "01011", -- b
46         "1000110" when "01100", -- c
47         "0100001" when "01101", -- d
48         "0000110" when "01110", -- e
49         "0001110" when "01111", -- f
50         "0000000" when others; -- "1xxxx", blank
51
52     HEX0 <= segments_out;
53
54 end architecture behavioral;
```

Figure 1: VHDL code modelling the entity sitting between the input and the 7-segment display

Question-2

A truth table was generated given the problem description, and was used to derive K-maps and boolean equations.

Table 1: Truth table for the circuit to be designed for the motor control of a simplified elevator

A	B	Y	Z	ENABLE	DISABLE
0	0	X	X	0	X
X	X	0	0	0	X
0	1	0	1	0	X
0	1	1	X	1	1
1	0	0	1	1	0
1	0	1	0	0	X
1	0	1	1	1	1
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	0	X

Here, the first and second rows of **Table 1** (not counting the header row) accounts for the safety considerations, where an input wire could be potentially broken, and the input being registered as a LOW. It ensures that the ENABLE output is always LOW in those cases.

AB \ YZ	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	0	1	0	1
10	0	1	1	0

Figure 2: K-map of output, ENABLE

From the K-map in **Figure 2**, the following boolean equation can be generated:

$$ENABLE = \bar{A}\bar{B}Z + \bar{A}Y\bar{Z} + \bar{A}BY + BY\bar{Z} = AZ(\bar{B} + \bar{Y}) + BY(\bar{A} + \bar{Z})$$

By using Theorem T8, the number of total gates required for the *ENABLE* output have been reduced, thus, improving the safety of the system.

AB \ YZ	00	01	11	10
00	X	X	X	X
01	X	X	0	0
11	X	1	X	1
10	X	1	0	X

Figure 3: K-map of output, DIRECTION

From the K-map in **Figure 3**, the following boolean equation can be generated:

$$DIRECTION = \bar{A} + YZ$$

Using the reduced boolean expressions for *ENABLE* and *DIRECTION*, the following circuit (**Figure 4**) was created for the elevator system.




Figure 4: Schematic entry of the designed circuit using primitive gates.

The circuit was then simulated, and the results shown in **Figure 5** matched the truth table (**Table 1**), which was as expected.




Figure 5: Simulation results of the circuit shown in **Figure 4**.