BME 393L: Pre-Lab 3

Question-1

The VHDL code that was given (seven_segment.vhd) was completed for the remaining cases/characters.

Figure 1: VHDL code modelling the entity sitting between the input and the 7-segment display

Question-2

A truth table was generated given the problem description, and was used to derive K-maps and boolean equations.

| Table 1: Truth table for the | circuit to be designed f | or the motor contro | I of a simplified elevator |
|-------------------------------------|--------------------------|---------------------|----------------------------|
| | | | |

| Α | В | Υ | Z | ENABLE | DISABLE |
|---|---|---|---|--------|---------|
| 0 | 0 | X | X | 0 | X |
| X | X | 0 | 0 | 0 | X |
| 0 | 1 | 0 | 1 | 0 | X |
| 0 | 1 | 1 | X | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | X |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | X |

Here, the first and second rows of **Table 1** (not counting the header row) accounts for the safety considerations, where an input wire could be potentially broken, and the input being registered as a LOW. It ensures that the ENABLE output is always LOW in those cases.




Figure 2: K-map of output, ENABLE

From the K-map in **Figure 2**, the following boolean equation can be generated:

$$ENABLE \ = \ A\overline{B}Z \ + \ A\overline{Y}Z \ + \ \overline{A}BY \ + \ BY\overline{Z} \ = \ AZ(\overline{B} \ + \ \overline{Y}) \ + \ BY(\overline{A} \ + \ \overline{Z})$$

By using Theorem T8, the number of total gates required for the *ENABLE* output have been reduced, thus, improving the safety of the system.




Figure 3: K-map of output, DIRECTION

From the K-map in **Figure 3**, the following boolean equation can be generated: $DIRECTION = \overline{A} + YZ$

Using the reduced boolean expressions for ENABLE and DIRECTION, the following circuit (**Figure 4**) was created for the elevator system.




Figure 4: Schematic entry of the designed circuit using primitive gates.

The circuit was then simulated, and the results shown in **Figure 5** matched the truth table (**Table 1**), which was as expected.




Figure 5: Simulation results of the circuit shown in Figure 4.