

DHARMSINH DESAI UNIVERSITY, NADIAD FACULTY OF TECHNOLOGY

B.TECH. SEMESTER IV

Computer Engineering SUBJECT: (CE-417)Computer System Architecture

: Second Sessional Examination Date

: 14/02/2018

: (6-81 Seat No. Day : Wednesday

Time

: 10 am to 11.15 am

Max. Marks : 36

INSTRUCTIONS:

- Figures to the right indicate maximum marks for that question.
- The symbols used carry their usual meanings.
- Assume suitable data, if required & mention them clearly.

Draw near sketches wherever necessary

Do as directed. [12] (a) Describe all the dependencies which can occur in a Pipeline Architecture. [2] (b) What are the pros and cons of Hardwired and micro-programmed control unit? [2] (c) What is forbidden list, minimum latency and minimum constant latency? Explain [2] with example

- (d) Show that the logic expression $C_n \oplus C_{n+1}$ is a correct indicator of overflow in the [2] addition of 2's complement integers, by using an appropriate truth table.
- (e) What is the use of zero digit checker in Floating point add unit of the IBM [2] system/360 model?
- (f) Derive working principle of carry look ahead adder.

Attempt Any Two from the following questions.

- [12] (a) Perform the division of a dividend X = 28 and a divisor D = 5 using the non-[6] restoring algorithm. How the division operation can be performed for the signed numbers and How the sign of quotient and remainder is managed.
- (b) Find a method of encoding the microinstructions for minimum number of control [6] bits for the given instruction set:

Instn.	Control bits	Instn	Control bits		
11	C1,C2,C3,C4,C5,C6	15	C7.C8		
12	C1,C3,C4,C6	16	C1,C8,C9		
13	C2,C5,C6	17	C3,C4,C8		
14	C4,C5,C8	18	C1,C2,C9		

- (c) Multiply (+15 X -13) using the Bit pair Multiplier Algorithm and draw the datapath for the same.
- Q.3 Answer the followings [12]
 - (a) Derive the required control signals for a processor in which floating point addition [12] and subtraction will be performed. Implement the control unit for the same using any hardwired method. Derive the final functions with respect to IAS computer.

OR

Q.3Answer the followings

- (a) Implement the TID diagram for a given reservation table Fig. 1. Only calculate [6] minimum latency and forbidden list in addition to the diagram.
- 1. Derive a general equation to represent positive and negative number for 2's (b) [3] complement form.
 - 2. Explain with neat diagram the working of floating point data path unit which can [3]

	time	perform basic arithmetic operations.											
	TIME	1	۱ २	3	1 4	5	6	7	૪	3	10	111	
stuge-	51	X		X		×							
	$S_{\mathcal{R}}$		×		×		X	×					Fig. 1
	S			x		×		x			x		n
	S4				×			×		×			
	Sg		- ,			×		×		×	r	×	

[2]

[12]