

## Introduction to the implementation:

### Overall:

The pipelined processor can load with five different instructions at the same time, hence it contains five different periods controlled by the clock.

### Detailed parts:

module PC\_switch(PC\_in, PC\_out, clk);

Input: PC\_in, clk; Output: PC\_out

Take in the address of PC from WB period, and store it in the register. When the clock gives a tick, then push the address to the next stage.

module instruction\_memory(PC, Inst);

Input: PC; Output: Inst

Receive the PC from the PC register and search for the instruction stored in the instruction memory in advance.

module PC\_adder(in1, in2, out);

adder PC\_adder(.in1(PC\_cs), .in2(32'd4), .out(PC\_plus4));

Add the PC address with "4", used when the instruction doesn't have PC jump.

module IF\_ID(clk, current\_PC, next\_PC, Instruction, cPC, nPC, Inst);

Input: clk, current\_PC, next\_PC, Instruction; Output: cPC, nPC, Inst

The IF/ID register is used to store the data of the IF period and ready to be sent to ID period according to the clock tick.

module control(Inst, Branch, MemRead, MemtoReg, ALUOp, MemWrite, ALUSrc, RegWrite, jump);

Input: Inst; Output: The others

The control unit takes in the instruction and assign the control signals to the specific elements.

module register(read\_reg1, read\_reg2, write\_reg, write\_data, read\_data1, read\_data2, reg\_write);

Input: read\_reg1, read\_reg2, write\_reg, write\_data; Output: The others

The register search for the data stored in itself with the provided address and update the write\_data according to the signal write\_reg.

module ImmGen(ins,imm);

Input: ins; Output: imm

The Immediate Generator takes in the 12'b immediate and transfer it into a 32'b one.

module ID\_EX(clk, RegWrite, MemtoReg, MemRead, MemWrite, Branch, ALUSrc, ALUOp, current\_PC, next\_PC, Readdata1, Readdata2, Immediate, function\_code, rd,

jump, RegWrite\_out, MemtoReg\_out, MemRead\_out, MemWrite\_out, Branch\_out, ALUSrc\_out, ALUOp\_out, current\_PC\_out, next\_PC\_out, Readdata1\_out, Readdata2\_out, Immediate\_out, function\_code\_out, rd\_out, jump\_out);

The ID/EX register is used to store the data of the ID period and ready to be sent to EX period according to the clock tick.

```
module ALU_Control(Inst, ALUOp, control);
```

Input: Inst, ALUOp; Output: control

The ALU\_Control takes in the Instruction and ALUOp and gives out the control signal of ALU.

```
module TWO_MUX(in0, in1, select, out);
```

TWO\_MUX ALU\_Src\_MUX

This mux selects the ALU's source from immediate or read\_data2.

```
module ALU(in1, in2, control, zero, result);
```

```
ALU_Unit( .in1(ID_EX_ReadData1_out), .in2(ALU_in2), .control(ALU_Control_Sig  
nal), .zero(Zero), .result(ALU_Result));
```

The ALU takes in the data from register and ImmGen, then perform certain calculation according to the ALU\_control signals.

```
module shift_left(in, out);
```

Perform multiplying by 2.

```
Branch_Adder(.in1(ID_EX_PC_out), .in2(Shifted_Immediate), .out(Branch_Target));
```

Add the PC with shifted immediate for PC jump.

```
module EX_MEM(clk, RegWrite, MemtoReg, MemRead, MemWrite, Branch, Zero,  
PC_sum, next_PC, ALU_result, Readdata2, funct3, rd, RegWrite_out, MemtoReg_out,  
MemRead_out, MemWrite_out, Branch_out, Zero_out, PC_sum_out, next_PC_out,  
ALU_result_out, Readdata2_out, funct3_out, rd_out);
```

The EX/MEM register is used to store the data of the EX period and ready to be sent to MEM period according to the clock tick.

```
module data_memory(MemRead, MemWrite, inst, addr, WriteData, ReadData);
```

Input: MemRead, MemWrite, inst, addr, WriteData; Output: ReadData


The Data Memory serves as data store for using. It read one address and is controlled by the MemWrite&MemRead to decide whether read or write is performed.

```
module MEM_WB(clk, RegWrite, MemtoReg, next_PC, Readdata, ALU_result, rd,  
Branch_target, RegWrite_out, MemtoReg_out, next_PC_out, Readdata_out,  
ALU_result_out, rd_out, Branch_target_out);
```


The MEM/WB register is used to store the data of the MEM period and ready to be sent to WB period according to the clock tick.

Simulation Results:


addi t0 x0 0x193: t0 = x5 = 0x193




add t1 t0 t0: t1 = 2\*t0 = 0x326



lw t4 0(sp): t4 = ffd8000




sw t0 0(sp): mem[0] = t0 = ffc8000



beq t2 x0 error1: t2 != 0, no jump



jal x1 memory\_test: x1<=PC+4, jump to test



## Schematic:

