Introduction to the implementation:

Overall:

The pipelined processor can load with five different instructions at the same time, hence it contains five different periods controlled by the clock.

Detailed parts:

module PC_switch(PC_in, PC_out, clk);

Input: PC in, clk; Output: PC out

Take in the address of PC from WB period, and store it in the register. When the clock gives a tick, then push the address to the next stage.

module instruction_memory(PC, Inst);

Input: PC; Output: Inst

Receive the PC from the PC register and search for the instruction stored in the instruction memory in advance.

module PC adder(in1, in2, out);

adder PC_adder(.in1(PC_cs), .in2(32'd4), .out(PC_plus4));

Add the PC address with "4", used when the instruction doesn't have PC jump.

module IF_ID(clk, current_PC, next_PC, Instruction, cPC, nPC, Inst);

Input: clk, current PC, next PC, Instruction; Output: cPC, nPC, Inst

The IF/ID register is used to store the data of the IF period and ready to be sent to ID period according to the clock tick.

module control(Inst, Branch, MemRead, MemtoReg, ALUop, MemWrite, ALUsrc, RegWrite, jump);

Input: Inst; Output: The others

The control unit takes in the instruction and assign the control signals to the specific elements.

module register(read_reg1, read_reg2, write_reg, write_data, read_data1, read_data2, reg_write);

Input: read reg1, read reg2, write reg, write data; Output: The others

The register search for the data stored in itself with the provided address and update the write_data according to the signal write_reg.

module ImmGen(ins,imm);

Input: ins; Output: imm

The Immediate Generator takes in the 12'b immediate and transfer it into a 32'b one.

module ID_EX(clk, RegWrite, MemtoReg, MemRead, MemWrite, Branch, ALUSrc, ALUOp, current_PC, next_PC, Readdata1, Readdata2, Immediate, function_code, rd,

jump, RegWrite_out, MemtoReg_out, MemRead_out, MemWrite_out, Branch_out, ALUSrc_out, ALUOp_out, current_PC_out, next_PC_out, Readdata1_out, Readdata2_out, Immediate_out, function_code_out, rd_out, jump_out);

The ID/EX register is used to store the data of the ID period and ready to be sent to EX period according to the clock tick.

module ALU Control(Inst, ALUop, control);

Input: Inst, ALUop; Output: control

The ALU_Control takes in the Instruction and ALUop and gives out the control signal of ALU.

module TWO MUX(in0, in1, select, out);

TWO MUX ALU Src MUX

This mux selects the ALU's source from immediate or read data2.

module ALU(in1, in2, control, zero, result);

ALU_Unit(.in1(ID_EX_ReadData1_out), .in2(ALU_in2), .control(ALU_Control_Sig nal), .zero(Zero), .result(ALU_Result));

The ALU takes in the data from register and ImmGen, then perform certain calculation according to the ALU control signals.

module shift_left(in, out);

Perform multiplying by 2.

Branch_Adder(.in1(ID_EX_PC_out), .in2(Shifted_Immediate), .out(Branch_Target)); Add the PC with shifted immediate for PC jump.

module EX_MEM(clk, RegWrite, MemtoReg, MemRead, MemWrite, Branch, Zero, PC_sum, next_PC, ALU_result, Readdata2, funct3, rd, RegWrite_out, MemtoReg_out, MemRead_out, MemWrite_out, Branch_out, Zero_out, PC_sum_out, next_PC_out, ALU_result_out, Readdata2_out, funct3_out, rd_out);

The EX/MEM register is used to store the data of the EX period and ready to be sent to MEM period according to the clock tick.

module data memory(MemRead, MemWrite, inst, addr, WriteData, ReadData);

Input: MemRead, MemWrite, inst, addr, WriteData; Output: ReadData

The Data Memory serves as data store for using. It read one address and is controlled by the MemWrite&MemRead to decide whether read or write is performed.

module MEM_WB(clk, RegWrite, MemtoReg, next_PC, Readdata, ALU_result, rd, Branch_target, RegWrite_out, MemtoReg_out, next_PC_out, Readdata_out, ALU result out, rd out, Branch target out);


The MEM/WB register is used to store the data of the MEM period and ready to be sent to WB period according to the clock tick.

Simulation Results:

addi t0 x0 0x193: t0 = x5 = 0x193

Name	Value	169,000	ns	170 000 ne	172 000 n	r	74 000 n		76.000	ne .	179 000 +		190, 000, 191		192 00
¼ clk	0														
> No half_period[31:0]	00000003						000	00003							
> % PC_cs[31:0]	00000030		000000				0000	0030			Ý.		0000034		
> W PC_in[31:0]	00000034		000000	30			0000	0034			Ì	0	0000038		
> 1[1][31:0]	00000000						000	00000							
> W[2][31:0]	00000000						000	00000							
> 😻 [5][31:0]	00000193						000	00193							
> 😻 [6][31:0]	00000326						000	00326							
> 😻 [3][7:0]	00							00							
> ▶ [2][7:0]	00							00							
> 1[1][7:0]	00							00							
> ▶ [0][7:0]	00							00							
> 😻 [29][31:0]	00000000						000	00000							
₩ Branch	0														
₩ MemRead	0														
MemWrite	0														
₩ ALUsrc	0														
RegWrite	1														
> MemtoReg[1:0]	0							0						-	
> MALUop[1:0]	2		0				:	2			Ý		0		
> !! jump[1:0]	0							0							

add t1 t0 t0: t1 = 2*t0 = 0x326




lw t4 0(sp): t4 = ffcd8000

Name	Value	1392. 000. ne		ne	5.000.ne	1398, 000	pe	. 1400, 000 me.	140	2.000.ne	1404. 000 v	e		
[™] clk	0													
	00000003					0000	00003							
₩ PC_cs[31:0]	00000124		00000120				00124		00000128					
₩ PC_in[31:0]	00000128		00000124			000	00128		0000012c					
V [1][31:0]	000000fc					0000	000fc							
₩ [2][31:0]	00000000		00000000											
> [5][31:0]	ffcd8000					ffc	18000							
W [6][31:0]	00000c98					0000	00c98							
** [3][7:0]	ff						f							
™ [2][7:0]	cd						d							
** [1][7:0]	80		80											
** [0][7:0]	00						00							
W [29][31:0]	00000000				0000000				ffcd8000					
₩ Branch	0													
	1													
MemWrite	0													
ALUsrc	1													
RegWrite	1													
₩ MemtoReg[1:0]	1										2			
M ALUop[1:0]	0		0								3			
₩ jump[1:0]	0		· ·		0						1			


sw t0 0(sp): mem[0] = t0 = ffcd8000

Name	Value													
[™] clk	0	380, 00	0.ps	382,000.	ns	384,000	DS	386,000	ns	388, 000 r		390,000	ns	392, 000
le half_period[31:0]	00000003													
₩ PC_cs[31:0]	0000011c					V			0003			V		
₩PC_in[31:0]	00000110		000001						011c			├ ──		0000120
	000000120	l ——	000001	lc		<u> </u>			0120			/	. 0	0000124
V [1][31:0]									00fc					
₩ [2][31:0]	00000000							0000	0000					
▼ [5][31:0]	ffcd8000							ffcc	8000					
> W [6][31:0]	00000c98							0000	0c98					
> 🕶 [3][7:0]	ff		00								ff			
> ₩[2][7:0]	cd		00								cd			
> №[1][7:0]	80		00								80			
▶ № [0][7:0]	00								10					
W [29][31:0]	00000000								0000					
Branch	0													
MemRead	1													
₩ MemWrite	0													
₩ ALUsrc	1													
∦ RegWrite	1													
> ₩ MemtoReg[1:0]	1													
			0								1			
MALUop[1:0]	0								0					
₩ jump[1:0]	0								0					

beq $t2 \times 0 = 0$, no jump



jal x1 memory_test: x1<=PC+4, jump to test



Schematic:

