### ECE437: Introduction to Digital Computer Design

Chapter 5a (caches)


Fall 2016

### Problem

- · Why do we care about memory system?
  - CPU only as fast as mem-system can supply
  - You can pipeline till blue in the face but MANY stalls if memory is slow
  - Base CPI ~1.2, every  $5^{th}$  instr is ld, memory is 10 cycles  $\rightarrow$  CPI ~3.2! (real memory is 300+ cycles  $\rightarrow$  CPI ~61.2!!)
- Understand SRAM/DRAM technology
- Exploit program characteristics to overcome processor-memory gap

ECE437, Fall 2016

## Outline Processor Control Memory Datapath Output • Memory - Technology, organization, motivation for hierarchical organization



### Memory Hierarchy Technology

- Random Access:
  - "Random" is good: access time is the same for all locations
  - DRAM: Dynamic Random Access Memory
  - High density, low power, cheap, but slow
    Dynamic: need to be "refreshed" regularly even if powered
  - SRAM: Static Random Access Memory

  - Fast but low density, high power, expensive
    Static: content will last "forever" if powered
- "Not-so-random" Access Technology:
  - Access time varies from location to location and from time to time
  - Examples: Disk, CDROM
- Sequential Access Technology: access time linear in location (e.g., Tape)
- · Main Memory (DRAMs) + Caches (SRAMs)

ECE437, Fall 2016


### DRAM

- Dynamic RAM
  - Dense, 1Transistor/bit-cell
  - Forgets after a while
  - $16Mb : 4K \times 4K \text{ cell-array}$ 
    - · 16Gb memory available now
  - 24 bit address
    - · 12 bit for row, 12 for columnreflected in the interface
- Implementation
  - Word/byte DRAM built as DIMM/SIMMs

ECE437, Fall 2016




### 1T DRAM cell · Charge on capacitor row select · Write: - 1. Drive bit line - 2.. Select row · Read: - 1. Precharge bit line to Vdd - 2.. Select row - 3. Cell and bit line share charges Very small voltage changes on the bit line - 4. Sense (fancy sense amp) Can detect changes of ~1 million electrons\* - 5. Write: restore the value · Refresh - 1. Just do a dummy read & restore to every cell.



### **DRAM** Optimizations

- Fast Page Mode: consecutive accesses to same row
  - Row once, vary column address
  - Row access slow but varying columns fast
- · EDO DRAM: Extended data out
  - FPM plus pipelining of column accesses
- Synchronous DRAM
  - Tied to system clock, increasing bus-speed
  - SDRAM-DDR, DDR-2, DDR-3
- RDRAM (Rambus)


ECE437, Fall 2016





### SRAM

- Data is static (as long as power is applied) (static != non-volatile)
- Logically, two cross-connected inverters with switches
  - Two inverters in a loop which remembers until next write and as long as power is on
  - CMOS inverter, MOS switch
  - 6-transistor implementation

ECE437, Fall 2016 (11







### Memory Technology Summary

- · Performance of Main Memory:
  - Latency: Total delay seen
    - Access Time: time between request and word arrives
       Cycle Time: time between requests
- Bandwidth: I/O & Large Block Miss Penalty (L2)
- Main Memory is DRAM: Dynamic Random Access Memory
  - Dynamic since needs to be refreshed periodically (8 ms)
  - Addresses divided into 2 halves (Memory as a 2D matrix):
    - RAS or Row Access Strobe
      CAS or Column Access Strobe
- · Cache uses SRAM: Static Random Access Memory
  - No refresh (6 transistors/bit vs. 1 transistor /bit)
- Address not divided
- Size: DRAM/SRAM 256-512
- Cost/Cycle time: SRAM/DRAM 32-64


ECE437, Fall 2016


	Techr	nology	Trends	<u> </u>	
		DRAM		]	
	Year	Size	Cycle Time		
	1983	256 Kb	220 ns		
	1986	1 Mb	190 ns		
	1989	4 Mb	165 ns		
	1992	16 Mb	145 ns		
	1995	64 Mb	120 ns		
	1998	256 Mb 1 Gb	100ns 60ns		
	2001	4 Gb	50ns**		
	2004	4 Gb 16 Gb	45ns		
	2014	64Gb	45ns		
				]	
(	Capacity	S	ipeed (laten	cy)	
Logic: 2x in 3 years 2x in 3 years-Not any more!					
DRAM: 4x in 3 years 2x in 10 years					
Disk: 4x	in 3 year	ırs <mark>2x</mark> ir	n 10 years		
ECE437, Fall 2016		(16)			


### Challenge: CPU-Memory Gap


- Fact: Large memories are slow (and cheap), fast memories are small (and expensive)
- How do we create a memory that is large, cheap and fast (most of the time)?
  - Hierarchy
  - Parallelism


ECE437, Fall 2016 (17











### Connect Locality & caches

- Locality says data much smaller than total memory accessed in a time window
- Put that smaller data in a small, fast memory called cache
  - Move data to cache upon access (temporal)
  - Move a block instead of one word (spatial)
- As locality changes over time, move new data from main memory & replace old data in cache

ECE437, Fall 2016 (23)

# Illusion of Speed and Capacity To Processor Upper Level Memory Hit: data appears in some block in the upper level (example: Block X) - Hit Rate: the fraction of memory access found in the upper level - Hit Time: Time to access the upper level which consists of RAM access time + Time to determine hit/miss - Miss: data needs to be retrieved from a block in the lower level (Block Y) - Miss Rate = 1 - (Hit Rate) - Miss Penalty: Time to replace a block in the upper level + Time to deliver the block the processor - Hit Time < Miss Penalty ECE437, Fall 2016

### Why caches work

- · Ahmdahl's law and caches
  - Big win if: cache-hits are common case
  - Property of programs: "Locality"
- · Average memory access time
  - F(hit-time, miss-rate, miss-penalty)
  - Hit time + miss rate \* miss penalty
  - -2 ns + 4% \* 50 ns = 2 + 2 = 4 ns
    - · versus 50 ns if no caching


ECE437, Fall 2016


### Lookahead: Caches


- · Several issues:
  - Determine hit/miss: How do we know if a data item is in the cache?
  - If it is, how do we find it?
  - If it isn't, where do I place it?
  - Replacement: What do we do with data that was present?
  - Who manages this? Compiler? Hardware? Software/OS/Programmer?


ECE437, Fall 2016 (26)

### Managing the memory hierarchy Processor Control Second Main Memory Storage (Disk) Second Level Cache (SRAM) Whose responsibility is it? - Short answer: it depends on the level













### Cache Operation Hit/Miss detection - If (incoming tag == stored tag) · Hit //i.e. block is resident in cache · Return word to processor · Miss - Make space : replace some other block - Get block from memory - Put block in "data" part, set tag using new address tag


- Else

















### Byte offset vs. Block offset

- · Careful both abbreviated as BO!
- Block offset is word/half-word/byte within block
- Byte offset is byte within word
- Block offset includes byte offset because addresses are byte addresses
  - See previous slide

CE437 Fall 2016

### Checkpoint

- Summary:
  - Cache management in hardware
  - Caches terminology and organization
    - Frames
    - Blocks
    - Tags
  - Example of Cache operation
- · Next: 4 questions
  - Where is a block placed?
  - How is a block found?
  - Which block is replaced?
  - What happens on a write?

ECE437, Fall 2016


### 4 Questions for Memory Hierarchy


- Q1: Where can a block be placed in the cache? (Block placement)
- Q2: How is a block found if it is in the cache? (Block identification)
- Q3: Which block should be replaced on a miss?


(Block replacement)


 Q4: What happens on a write? (Write strategy)


ECE437, Fall 2016














### Terminology

- Cache block aka cacheline (I use "block")
- way one of the associative ways in a set
- Set- set of all the ways/blocks in a set
  - · A bit circular but you get the point!
  - E.g., 4 ways/blocks in a 4-way assoc set
- Index selects the set
- Frame physical location for 1 cache block

ECE437, Fall 2016

### Organization Methodology

- · How to determine:
  - Number of bits for
    - Index, tag and block offset
- Walkthrough example(s)
  - 32KB, 32B block, 2-way associative cache

ECE437, Fall 2016


### Cache Organization


- Cache size = 32 KB (CS)
- Block size = 32 B (BS)
  - Frames (F) = CS/BS = 1024 (= 1K)
- Associativity = 2-way (A)
  - #sets N = Number of frames/way = F/A = 512

- Address-bits = 32 bits (Ad)
  - Block-offset bits (b) = lg(BS) = lg(32) = 5
  - Index bits (i) = lg(N) = lg(512) = 9
  - Tag bits (t) = Ad i b = 32 9 5 = 18

ECE437, Fall 2016 (5

### Disadvantage of Set Associative Cache N-way Set Associative Cache versus Direct Mapped Cache: No comparators vs. 1 Extra MUX delay for the data - LATE mux select signal Data comes AFTER Hit/Miss decision and set selection In a direct mapped cache, Cache Block is available BEFORE Hit/Miss: Possible to assume a hit and continue. Recover later if miss. Cache Tag Cache Data Cache Block 0 Cache Block 0





### Checkpoint and Lookahead

- · Q1 and Q2: Block placement & id
  - Simple case : direct mapped
  - Associativity: trade-offs
  - Cache implementation
- · Next:
  - Quick recap
  - 3C's: Miss classification
  - Q3: Replacement
  - Q4: Write strategies
  - How to design memory hierarchies?
  - How does software interact with caches?
  - Is programmer aware of the existence of caches?
  - Can programmers benefit by being aware of caches?

ECE437, Fall 2016

(55)

### Recap Q1 & Q2

- Q1: Where can a block be placed in the upper level? (Block placement)
  - In one of N-frames in N-way associative cache
  - N = 1 => Direct mapped
  - N = #frames => Fully associative
  - Setindex = Blocknum (mod numsets)
- Q2: How is a block found if it is in the upper level? (Block identification)
  - Tag match (no need to examine index/blockoffset bits --- why?)
  - Valid bit

E437, Fall 2016

14

### Recap: Cache Block Diagrams

- 96KB, 3-way set associative, 64Byte block cache
- Direct-mapped, 16KB, 128 byte block cache

ECE437, Fall 2016

### Recap: Exercise

 Draw the block diagram of a wordaddressable 64 KB, 2 way setassociative cache with 128 byte blocks

CE437 Fall 2016

### Miss Classification

- Compulsory (cold start or process migration, first reference): first access to a block
  - "Cold" fact of life: not a whole lot you can do about it (true?)
  - Note: If you are going to run "billions" of instruction, Compulsory Misses are insignificant
- · Conflict (collision):
  - Multiple memory locations mapped to the same cache location
  - Solution 1: increase cache size
  - Solution 2: increase associativity
- · Capacity:
  - Cache cannot contain all blocks accessed by the program
  - Solution: increase cache size
- Coherence (invalidations): other process (e.g., in multicores, I/O) updates memory - ch. 7

ECE437, Fall 2016

(59)

### Source of Cache Misses Quiz

	Direct Mapped	N-way Set Associative	Fully Associative
Cache Size: Small, Medium, Big	Big	Medium	Small
Compulsory Miss:			
Conflict Miss			
Capacity Miss			
Coherence Miss			

Choices: Zero, Low, Medium, High, Same Size inferred in Capacity miss row

ECE437, Fall 2016

(60)

### Sources of Cache Misses Answer

	Direct Mapped	N-way Set Associative	Fully Associative
Cache Size	Big	Medium	Small
Compulsory Miss	Same	Same	Same
Conflict Miss	High	Medium	Zero
Capacity Miss	Low	Medium	High
Coherence Miss	Same	Same	Same

If you are going to run "billions" of instruction, Compulsory Misses are insignificant. Size inferred in Capacity miss row.

ECE437, Fall 2016

### Q3. Block Replacement · Q3: Which block should be replaced on a miss? (Block replacement) - Easy for Direct Mapped - Set Associative or Fully Associative: Random Smart · FIFO (Not a good idea, in general) · LRU (Least Recently Used)-· NRU (Not Recently Used) OPT (Ideal) Simple heuristics capture large

fraction of opportunity. Sweat for the last 10%

### Exercise

- · Give an example of an address stream
  - 2-way associative cache is better than direct-mapped cache
  - Direct mapped cache is better than 2-way cache.
- Use 16 entry caches, assume LRU replacement

ECE437, Fall 2016

### Q4: Writes

- · Read read tag and data in parallel BEFORE tag match
- Writes cannot do that

LRU

ECE437, Fall 2016

- If you write to a non-matching block, data will be lost
- So writes have to read and check tag FIRST and then write to the matching block  $% \left\{ 1,2,\ldots,n\right\}$
- Typically done in a pipelined manner previous write writes to data while next write reads and checks tag


16

### Q4. Write strategy

- Q4: What happens on a write? (Write strategy)
- Write through
   — The information is written to both
  the block in the cache and to the block in the lowerlevel memory.
- Write back The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced.
  - is block clean or dirty?
- · Pros and Cons of each?
  - WT: read misses cannot result in writes
  - WB: no repeated writes
- WT always combined with write buffers so that don't wait for lower level memory

ECE437, Fall 2016


### Write Buffer for Write Through




- A Write Buffer is needed between the Cache and Memory
  - Processor: writes data into the cache and the write buffer
- Memory controller: write contents of the buffer to memory
- Write buffer is just a FIFO:
  - Typical number of entries: 4-8
  - Works fine if: Store frequency (w.r.t. time) << 1 / DRAM write cycle</li>
  - Can tolerate bursty behavior
- · Memory system designer's nightmare:
  - Store frequency (w.r.t. time) close to 1 / DRAM write cycle
  - Write buffer saturation

ECE437, Fall 2016 (6

### Write Buffer Saturation Cache DRAM $\cdot \Box \Box \Box$ · Store frequency (w.r.t. time) > 1 / DRAM write cycle If this condition exists for a long period of time (CPU cycle time too quick and/or too many store instructions in a row): · Store buffer will overflow no matter how big you make it · CPU Store Cycle Time <= DRAM Write Cycle Time · Solution for write buffer saturation: - Use a write back cache - Install a second level (L2) cache: L2 DRAM Cache ECE437, Fall 2016





### Cache operation


- Book has a 4-state state machine for cache operation
  - CAREFUL Idle state unnecessary and each state takes a cycle so it is slower than it needs to be (hits may not be one cycle - Idle state THEN Hit state)
- Previous slide hits are one cycle WITHIN cache controller (shaded)
  - fits within IF and MEM stages of pipeline
  - Misses are multiple cycles
    - Cache controller requests memory controller and waits for reply
    - Miss path is multiple states (cycles) but hits are one state (one cycle)
    - hits are combinational based on tag and miss path is multiple states


ECE437, Fall 2016


### Cache operation

- IF/MEM stages request cache controller
  - Separate instruction- and data-caches (later)
  - Without cache, MEM directly requests memory controller
  - Cache controllers ask memory controller on a miss - SEPARATE cache and memory controllers (if you merge these you will suffer later)
- Previous slide is one example you can modify to suit your design

ECE437, Fall 2016 (71







## Impact on Performance • Suppose a processor executes at - Clock Rate = 2 GHz (0.5 ns per cycle) - Ideal CPI = 1.1 - 50% arith/logic, 30% ld/st, 20% control • Suppose that 5% of memory operations get 100 cycle (50ns) miss penalty • CPI = ideal CPI + average stalls per instruction = 1.1(cyc) + (0.30 (datamops/ins) × 0.05 (miss/datamop) × 100 (cycle/miss)) = 1.1 cycle + 1.5 cycle = 2.6 • ~58 % of the time the processor is stalled waiting for memory! • A 0.5% instruction miss rate would add an additional 0.5 cycles to the CPI

### AMAT Impact quiz

	Cache hit time	Miss penalty	Missrate
Cache Size: Small, Medium, Big?			
Associativity: Low-to-high			
Block size: Low to high			
Replacement Policy FIFO to LRU			

- · Average Memory Access time
- AMAT = hit time + miss-rate \* miss-penalty
- · Choices: same, increasing or decreasing
- · Ignore last row for now

CE437, Fall 2016 (76

### AMAT Impact: Answers

	Cache hit time	Miss penalty	Missrate
Cache Size: Small, Medium, Big?	inc	same	dec
Associativity: Low-to-high	inc	same	dec
Block size: Low to high	same	inc	dec**
Replacement Policy FIFO to LRU	same	same	dec*

ECE437, Fall 2016 (77)

### Improving Cache Performance

- · Reduce Hit time
  - small and simple-> direct mapped
- · Reduce miss rate
  - Large cache, large block size, associative,
- · Reduce miss penalty
  - Reduce block-size
- · Remember Amdahl's law
  - Common case : hit
  - Reduce miss-rate at the cost of hit time


437, Fall 2016

### Cache design space Cache Size Several interacting dimensions - cache size - block size Associativity - associativity - replacement policy - write-through vs write-back write allocation Block Size · The optimal choice is a compromise - depends on access characteristics · workload • use (I-cache, D-cache, TLB) - depends on technology / costFactor A · Simplicity often wins ECE437, Fall 2016

### Practical design issues

- · Multi-level Caches
- · Split Cache vs. unified cache

CE437, Fall 2016 (8



### Multilevel Caches

- · Cycle time = 0.5ns (~ 2GHz clock)
- Main memory access = 50ns = 100 cycles
- L1 miss rate = 5%
- · Without 2nd level cache
  - $AMAT_{L1} = 1 + 5\% * 100 = 6$  cycles
- · With 2nd level cache
  - L2 miss-rate = 2% (local miss-rate)
  - L2 hit time = 10 cycles
  - $AMAT_{L2} = 10 + 2\% * 100 = 12$  cycles
  - $-AMAT_{L1} = 1 + 5\% * 12 = 1.6$

37. Fall 2016

### AMAT Impact: Answers

	Cache hit time	Miss penalty	Missrate
Cache Size: Small, Medium, Big	inc	same	dec
Associativity: Low-to-high	inc	same	dec
Block size: Low to high	same	ine	dec**
Replacement Policy FIFO to LRU	same	same	dec*
Multi-level Caches	same	dec*	same

ECE437, Fall 2016 (83)

### Split caches

- · One for instruction, one for data
- · Split cache
  - Instructions account for 75% of mem accesses
  - I-missrate = 5%, D-missrate = 6%
  - AMAT = (1 + 0.05\*10)\*0.75 + (1 + 0.06\*10) \* 0.25
  - = 1.525
- · Unified Cache
  - Aggregate missrate = 4%
  - AMAT = (1 + 0.04\*10) = 1.4???
  - For modern pipelined processor:
    - single-memory structural hazard

E437, Fall 2016

(84)

### State of the art

- 2-3 levels of cache (SRAM)
- · Split I- and D-caches at Level 1
- Low associativity at Level 1
- Higher associativity at subsequent levels

ECE437, Fall 2016 (85)

### Real stuff - A8 and i7 Characteristic Li cache organization Spit instruction and data caches Li cache size 1.1 cache size 3.2 Kill each for instructions and data caches Li cache size 1.2 cache size Li cache size 1.3 kWe goth for instructions and data caches 1.4 way (1), 4 way (1), 4 way (2) set associative 4 way (1), 8 way (2) set associative 4 way (1), 8 way (2) set associative 1.1 replacement 1.1 blook size 6.4 bytes 6.4 bytes 1.2 with policy 1.3 hit time (load size) 1.4 blook size 1.2 cache size 1.2 cache size 1.2 cache size 1.2 kWet policy 1.2 blook size 6.4 bytes 6.4 bytes 1.2 replacement 1.2 blook size 6.4 bytes 1.2 replacement 1.3 with policy 1.4 blook size 1.5 blook size 1.5 cache size 1.6 dbytes 1.7 with policy 1.7 hit time 1.8 kWet size 1.9 kWet size 1.9 kWet size 1.1 with policy 1.2 replacement 1.3 cache size 1.4 cache size 1.5 cache size 1.5 cache size 1.6 cache size 1.6 cache size 1.7 with policy 1.8 kWet size 1.9 kWet size 1.9 cache size 1.1 cache size 1.1 cache size 1.2 cache size 1.3 cache size 1.3 cache size 1.4 size, dycles 1.5 cache size 1.5 cache size 1.6 cache size 1.7 with policy 1.8 with policy 1.9 kWet size 1.9 kWet size 1.1 size size size 1.1 cache size 1.2 ache size 1.3 cache size 1.4 with policy 1.5 with policy 1.5 with policy 1.5 with policy 1.6 kWet size 1.6 kWet size 1.7 with policy 1.8 kWet size 1.9 kWet size discarder 1.9 cache size 1.1 size size size 1.1 cache size 1.2 with policy 1.3 with policy 1.4 with policy 1.5 with policy 1.5 with policy 1.5 with eatocate 1.6 cache size 1.7 with policy 1.8 with policy 1.9 kWet size and size and

### Summary


- Memory technology (Capacity/cost/speed)
- · Need for hierarchy
- · Performance
  - AMAT, ideal vs. real CPI
- Cache management:
  - Associativity, indexing, write handling, multi-word blocks etc.
- · Diagrams of arbitrary cache organizations
- · Next:
  - Cache-friendly programming techniques
  - Virtual Memory


ECE437, Fall 2016


### Software interaction


- · RAM model of computation
  - All memory accesses take the same amount of time as an add = 1 unit
  - Theoretical Model "random access memory" has nothing to do with DRAM or SRAM
- · Reality:
  - Caches introduce non-uniformity
  - Hits faster than misses
- Quicksort  $\Theta(n \lg(n))$ 
  - fastest comparison based sorting algorithm when all keys fit in memory:
- Radixsort  $\Theta(n)$ 
  - also called "linear time" sort because for keys of fixed length and fixed radix a constant number of passes over the data is sufficient independent of the number of keys:


E437, Fall 2016 (88)











### Cache-aware programming

- Instruction Sequencing
   Loop Interchange: change nesting of loops to access data in order stored in memory
  - Loop Fusion. Combine 2 independent loops that have same looping and some variables overlap

    Tiling (blocking): Improve temporal locality by accessing "blocks" of data repeatedly vs. going down entire columns or rows
- - Merging Arrays: Improve spatial locality by single array of compound elements vs. 2 separate arrays

    Nonlinear Array Layout: Mapping 2 dimensional arrays to the linear address space

  - Pointer-based Data Structures: node-allocation
- · Example walkthrough: Loop fusion, Tiling (blocking), Merging

ECE437, Fall 2016

### Worksheet for example

	Base	Loop Fusion	Array Merging	Tiling
Direct Mapped				
2-way Set associative				

· Count read misses

ECE437, Fall 2016

### Worksheet for example

	Base	Loop Fusion	Array Merge	Tiling
Direct Mapped	64 (A, 1 <sup>st</sup> loop) +64 (B,1 <sup>st</sup> loop) +64(A,2 <sup>nd</sup> loop) +64(B,2 <sup>nd</sup> loop)	64+64+ 64+64	32+0+ 32+0	32+32+32 +32+ 32+32+32 +32
2-way assoc	16+16+16+16	16+16 +0+0	32+0+ 32+0	8+8+0+0+ 8+8+0+0

Count read misses

### Miss categorization

- Total A+B = 64+64 = 128 words
- Each miss brings in 4 words
  - Minimum of 32 (=128/4) misses
  - Cannot do better (without prefetch)
- Exercise: Identify conflict and capacity misses

ECE437, Fall 2016

### Walk through Exercise 1

for(i=0;i<64;i++) {

for(i=0;i<64;i++) {

C[i] = min(A[i], B[i]);

D[i] = max(A[i], B[i]);

- Count read misses for the following code segment for
  - 16 entry, direct mapped cache with 4-word cache blocks?
  - 16-entry, 2-way set-associative cache with 4-word cache blocks?
- with 4-word cache blocks?

  Assume cold start (i.e. no valid data in the cache to begin with)

  Assume the following start addresses for the three arrays

   A: 0xC000

   B: 0xC100

   C: 0xC200

   D: 0xC300
- - D:0xC300
- · Ignore writes for now
- USE WORKSHEET

ECE437, Fall 2016

### #1: Loop Fusion

- Converts distant reuse to near reuse
- Enhances temporal locality - reduces capacity misses
- · Code Transformation

```
 \begin{array}{l} \text{for}(\text{i=0;i<64;i++}) \; \{ \\ \text{C[i]} = \text{min(A[i],B[i]);} \end{array} 
for(i=0;i<64;i++) {
    D[i] = max( A[i], B[i] );
for(i=0;i<64;i++) {
C[i] = min( A[i] , B[i] );
        D[i] = max(A[i], B[i]);
```

ECE437, Fall 2016

```
#2: Array merging
```

- Eliminates conflicts
  - Array of compound structure vs.
  - multiple arrays of simple data
- Enhances spatial and temporal locality
- Data layout transformation

```
for(i=0;i<64;i++) {
C[i] = min(A[i], B[i]);
 for(i=0;i<64;i++) {
     D[i] = max(A[i], B[i]);
Struct merge {
   int B:
Struct merge M[64];
for(i=0;i<64;i++) {
C[i] = min(M[i].A, M[i].B);
for(i=0;i<64;i++) {
   D[i] = max(M[i].A, M[i].B);
```

```
#3: Blocking (Tiling)
                                              • Exploits re-use across loops
       - Divide into pieces that fit in the
                                               for(i=0;i<64;i++) {
        cache vs.
                                                 D[i] = max( A[i], B[i] );
      - Marching through whole array
   · Capacity misses
   · Code Transformation
                                for (j=0; j<2;j++)
                                 for(i=0;i<32;i++) {
                                   C[32^*j + i] = min(A[32^*j + i], B[32^*j + i]);
                                 for(i=0;i<32;i++) {
                                   D[32^*j + i] = max(A[32^*j + i], B[32^*j + i]);
ECE437, Fall 2016
```

### State of the practice

- · Cache friendly programming challenges
  - No global view of application
  - Different cache sizes
- Analyze programs after they're written
  - Find bad access patterns
  - Fix them
  - Lather, Rinse and Repeat

ECE437, Fall 2016

### Recap: Data Cache Performance

- Instruction Sequencing
  - Loop Interchange: change nesting of loops to access data in order stored in memory
  - Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
     Blocking: Improve temporal locality by accessing "blocks" of data repeatedly vs. going down entire columns or rows
- Data Layout

  - Merging Arrays: Improve spatial locality by single array of compound elements vs. 2 separate arrays

    Nonlinear Array Layout: Mapping 2 dimensional arrays to the linear address space
  - Pointer-based Data Structures: node-allocation
- Example walkthrough: Loop fusion, Blocking, Merging Arrays
- · Ch 5a done

ECE437, Fall 2016