# ECE437: Introduction to Digital Computer Design

Chapter 4b (Pipelining)

Fall 2016

### Outline

- Pipelining
  - What? Basic concepts
    - · Overlapping execution
    - · Latency vs. throughput
  - Why? Performance implications
    - Speedup
    - · CPI, cycletime
  - How? Implementation challenges

ECE437, Fall 2016 © Vijaykumar

(2)

### Motivation

- · We want to improve performance
  - Single-cycle CPU's CPI = 1 but long cycle time
  - Can we shrink cycle time without worsening CPI?
    - Simply 4x faster clock would mean CPI = 4 → no improvement in performance!
    - Breaking up each instr into many cycles is one (only?) way to get faster clock assuming singlecycle CPU implementation is as fast as it can be
  - Break every instr into 5 cycles for fast cycle time and then overlap 5 instrs to make the CPI = 1!
    - · Remember CPI is EFFECTIVE CPI
    - We overlap through "pipelining"

ECE437, Fall 2016 © Vijaykumar

### RECALL: Iron law

- Time/program = instrs/program x cycles/instr x sec/cycle
  - NEVER forget this!
- sec/cycle (a.k.a. cycle time, clock time)
- mostly determined by technology and CPU orgn.
- · cycles/instr (a.k.a. CPI)
  - mostly determined by ISA and CPU organization
  - EFFECTIVE cycles/instr and NOT actual latency
  - overlap among instructions makes this smaller
     Each instr 5 cycles but 5 instrs overlap → CPI = 1
  - AVERAGE over instrs (instrs have different CPI)
- instr/program (a.k.a. instruction count)
  - instrs executed, NOT static code
- mostly determined by program, compiler, ISA

ECE437, Fall 2016 © Vijaykumar

(4)

# Pipelining

- CENTRAL computer science/engineering concept in BOTH hardware and software
  - There is almost no hardware or software that does not use pipelining for performance!

ECE437, Fall 2016 © Vijavkumar

(5)

# Pipelining

- · Laundry Example
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold





- · Washer takes 30 minutes
- · Dryer takes 30 minutes
- · "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers





ECE437, Fall 2016 © Vijaykumar


(6)














# Ideal speedup

- All instructions are executed in 1 cycle in a single-cycle datapath (i.e. CPI = 1)
- Single-cycle cycletime = † ns (say)
- Instr. Count = n
- For P pipeline stages, pipelined cycletime = t/P
- Old time (single-cycle) = n x 1 x t
- New time (pipelined) = n x 1 x t/P + 2 x (P-1) x t/P (fill + drain)
- Speedup = P/(1 + 2(P-1)/n)
- P is some constant, n is large → Speedup = P
   (= the number of pipeline stages)

ECE437, Fall 2016 © Vijaykumar

(13)

# 

### Non-uniform stages

Maximum Speedup  $\leq$  Number of stages Speedup  $\leq$  Time for unpipelined operation Time for longest stage

UNLESS you go to asynchronous or selftimed pipelines

- Idea has been around for decades
- Not caught on because very hard to do


ECE437, Fall 2016 © Vijaykumar (1


### Exercise


- A single cycle processor implementation can be pipelined in two ways
- Pipeline A uses a 5-stage pipeline
  - the 5 stages account for 15%, 10%, 15%, 20%, 40% of the delays respectively
- · Pipeline B uses a 3-stage pipeline
  - the stages are balanced
- If instructions are all independent, which pipeline implementation is the better option

ECE437, Fall 2016 © Vijaykumar

(16)








# Hardware requirements Similar to single cycle pipeline Latches\*\* to separate stages Real machines use latches and multiphase clocks "Latches" == flipflops in this course Control Good news Minor changes from single-cycle version

# More on Pipeline "latches"



- · Remember construction of flip flop
  - Two latches, clock and inverted clock.
- · 2-phase non-overlapping clocks
- · 1 pipe stage uses two (level-sensitive) latches





ECE437, Fall 2016 © Vijaykumar


(21)

# Ideal speedup with latches?

- Suppose we execute N instructions
- · Single Cycle Machine
  - 45 ns/cycle  $\times$  1 CPI  $\times$  N inst = 45N ns
- Ideal pipelined machine
  - 5 stages but assume slightly slower clock at 10ns and not 9ns (due to latch overhead)
  - 10 ns/cycle x (1 CPI x N inst + 4 cycle drain) = 10N + 40 ns = ~10N for large N
     Speedup = 4.5

ECE437, Fall 2016 © Vijavkumar

(22)



# One important thing about latency vs. throughput

- · Pipelining does a strange thing
- To improve program latency, pipelining improves instruction throughput without improving instruction latency
  - May actually worsen instruction latency
  - E.g., Pipeline Latch overheads

ECE437, Fall 2016 © Vijaykumar


(24)

# Pipelined Processor Design


- · Designing a pipelined processor
  - Associate resources with states
  - Resources not necessarily atomic or fullcycle
    - Register reads and writes can happen in the same cycle
    - Writes in first half of cycle and reads in the second half - we will see later
  - Assert appropriate controls in each stage
    - Make sure all necessary information is carried through the pipeline along with the instruction


ECE437, Fall 2016 © Vijaykumar


(25)





# Pipelining the Load Instruction Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7 Clock Ist Iw Ifetch Reg/Dec Exec Mem Wr 2nd Iw Ifetch Reg/Dec Exec Mem Wr 3rd Iw Ifetch Reg/Dec Exec Mem Wr • The five independent blocks in the pipeline datapath are: - Instruction Memory for the Ifetch stage - Register File's Read ports (bus A and busB) for the Reg/Dec stage - ALU for the Exec stage - Data Memory for the Mem stage - Register File's Write port (bus W) for the Wr stage ECE437, Fall 2016 © Vijaykumar (27)














# Pipeline latches

- Length of Pipeline latches
- · Book says (Fig 4.35)
  - IF/ID: IR (32), PC+4 (32): 64 bits
  - ID/EX: IR (32), PC+4 (32) + RegA + RegB: 128 bits
  - EX/MEM: ALUout(32) + Equal(1) + PC+4+SX(imm) (32): 97
  - MEM/WB: ALUout (32) + MemData(32) : 64
- Inaccurate, will be refined:
  - (see next slide)
  - Other control bits (IR not going through)

ECE437, Fall 2016 © Vijaykumar (34)

Corrected Datapath for Iw

Carry destination register through pipeline registers to WB stage

ECE437, Fall 2016 © Vijaykumar (35)


# The Four Stages of R-type





- · Ifetch: Instruction Fetch
  - Fetch the instruction from the Instruction Memory
- Reg/Dec: Registers Fetch and Instruction Decode
- Exec:
  - ALU operates on the two register operands
  - Update PC
- · Wr: Write the ALU output back to the register file


ECE437, Fall 2016 © Vijaykumar

(36)










# Does soln. 2 lose performance?

- · Does it increase R-type's latency?
- · Does it worsen R-type's CPI?
- What is the bottomline performance concern in pipelining?

ECE437, Fall 2016 © Vijaykumar (4





# Four Stages of Store





- · Ifetch: Instruction Fetch
  - Fetch the instruction from the Instruction Memory
- · Reg/Dec: Registers Fetch and Instruction Decode
- Exec: Calculate the memory address
- · Mem: Write the data into the Data Memory


ECE437, Fall 2016 © Vijaykumar (4



























### Outline

- · Pipeline Datapath
  - Under simplifying assumptions
    - · All independent instructions
    - · Dependencies later
      - Datapath not yet capable of handling dependencies
    - · Walk-through
- · Control
  - Most complicated (read as 'irregular/unstructured')
  - Not that bad for pipelined processors
    - · Similar to single cycle control

ECE437, Fall 2016 © Vijaykumar



# Pipeline Control vs. Single cycle control

- · Similar (generation)
- What about
  - PCWrite? IR-write?
  - Write enable for the pipeline registers?
- Pipelined processor implementation
  - Stages common to all instructions

    - Instruction fetch stage (IF)
      Decode and Register read (ID)
  - Instruction-specific stages

    - Execute (Exec)Memory access (Mem)Write back (WB)


ECE437, Fall 2016 © Vijaykumar

### Generating controls


- Simplify the problem
  - Reduce pipeline control to single-cycle control (almost)
  - Generate controls once
  - Consume (i.e., use and discard) signals as you proceed along the pipeline stages
- Identify Stage of consumption for all control signals

ECE437, Fall 2016 © Vijaykumar


(57)





# Meaning of controls RegWr: 1-> write, 0-> no write MemToReg: 1-> MDR, 0-> ALUOut RegDst: 1->rd, 0->rt ALUOp<1:0>: 00->Add,01->Sub,10->'funct' ALUSrc: 0->RegB, 1->SX(Imm) Branch: 0->non-branch inst, 1-> branch MemRead: 1->memread, 0-> no memread MemWrite: 1->memwrite, 0->no memwrite ALU control abstracted away (as before) Inputs: ALUop (2 bits), 6 "funct" bits from IR





# Pipeline Walkthrough with controls • Use walkthrough worksheets - Use code segment shown - Fill in controls - Interesting stages • Controls generated in Decode stage • Controls consumed in subsequent stages ECE437, Fall 2016 © Vijaykumar (61)























# Implementing Pipeline control

- How do we design the control logic block?
  - Similar to single-cycle implementation
  - Derive logic expressions
    - E.g. MemtoReg = lw
    - · ALUSrc = Iw OR sw
    - · RegWrite = R-type OR lw
  - Implement Combinational logic
    - · PLA implementation
    - ROM implementation

ECE437, Fall 2016 © Vijaykumar (7

# Pipeline registers

- Preliminary estimates
  - IF/ID: IR (32), PC+4 (32): 64 bits
  - ID/EX: IR (32), PC+4 (32) + RegA + RegB : 128 bits
  - EX/MEM: ALUout(32) + zero(1) + PC+4+5X(imm) (32): 97
  - MEM/WB: ALUout (32) + MemData(32) : 64
- · Corrections:
  - ALUout and MemData
  - Destination register (5 bits)
  - Other control bits (IR not going through)

ECE437, Fall 2016 © Vijaykumar

(72)

# Implementing Pipeline Control

- Exercise
  - Compute required bit-width of pipeline registers
  - Before the next lecture
- Keep memory controller (arbiter) SEPARATE from pipeline (as you did for single-cycle)
  - In IF and MEM, send request to arbiter

ECE437, Fall 2016 © Vijaykumar

### Summary

- Only slightly more complicated than single cycle
  - not really, seemingly so because we:
    - ignored complications of DEPENDENCIES
  - Need deeper understanding of dependencies
    - · need to modify datapath as well

ECE437, Fall 2016 © Vijavkumar

## Hard part of pipelining

- - MUST maintain "illusion" of sequential execution
  - Execution is actually overlapped.
- Pipeline Hazards
  - structural hazards: attempt to use the same resource two different ways at the same time

  - data hazards: attempt to use item before it is ready
    instruction depends on result of prior instruction still in the pipeline
    control flow hazards: attempt to make a decision before condition is
    evaulated
    - branch instructions

ECE437, Fall 2016 © Vijaykumar

(75)

# Hazards

- · Structural hazards
  - Two instructions need the same hardware at the same time
- Data Hazards
  - Data not ready
- · Control flow Hazards
  - Which instruction to fetch? Not known.

ECE437, Fall 2016 © Vijaykumar


(76)

### Hazards

- Can always resolve hazards by waiting
  - pipeline control must detect the hazard
  - take action (or delay action) to resolve hazards
- Delays
  - Pipeline stalls/bubbles
  - Increase CPI
  - Reduce speedup

ECE437, Fall 2016 © Vijaykumar

(77)




### Structural Hazards

- Single memory (suppose)
- 1.3 memory accesses per instruction
  - How?
  - 1 per instruction for instruction fetch
  - Fraction for data load/store
    - · Depends on instruction mix
    - · 20% load + 10% store
    - · 15% load + 15% store
- CPI is at least 1.3 (otherwise memory is used more than 100%)
- Solution?

ECE437, Fall 2016 © Vijaykumar

Data Hazards

add r1 ,r2,r3
sub r4, r1 ,r3
and r6, r1 ,r7
or r8, r1 ,r9
xor r10, r1 ,r11



# Data Hazard Solution1: Stall

- · Can always stall until hazard goes away
  - Delay sub and later instrs till add is in WB
  - Increase CPI lose performance
- · But performance loss bad only if common case
  - Amdahl's law
- · So what about data hazards?
  - Think about how code looks


ECE437, Fall 2016 © Vijaykumar


### Data Hazard Solution1: Stall


- · So what about data hazards?
  - Think about how code looks
  - · Key difference between circuit designer and computer architect
  - · circuit people do not think about code
  - Architects think about interaction of code with hardware - common case interactions
- VERY COMMON code:
  - x = a + b;
  - = use x; /\* IMMEDIATELY use x \*/


ECE437, Fall 2016 © Vijaykumar


(83)















# Handling RAW Hazards

- Pre-requisite for handling RAW hazard
  - Detection!
  - Need to know:
    - · Pending writes
      - available results that haven't been written back to registers
    - · Operand Reads
      - Later instructions that potentially use these values
  - Some instructions may not write to register file (store, branch)

ECE437, Fall 2016 © Vijaykumar (90

# Detecting RAW hazards Suppose instruction i is in EX and a predecessor instruction j is in a later stage A RAW hazard may exist on register p if p ∈ Rregs(i) ∩ Wregs(j) Compare pending writes (for inst's in later stages) with operand regs of current instruction. A WAW hazard may exist on register p if p ∈ Wregs(i) ∩ Wregs(j) A WAR hazard may exist on register p if p ∈ Wregs(i) ∩ Rregs(j) MIPS: RAW hazards only



# Logic equations for Hazard Detection

- · Restatement of equations
- Text book version
  - WB stage is not really a hazard
     written in first half of cycle, read in 2<sup>nd</sup> half
  - EX/MEM.RegisterRd == ID/EX.RegisterRs
  - EX/MEM.RegisterRd == ID/EX.RegisterRt
  - MEM/WB.RegisterRd == ID/EX.RegisterRs
  - MEM/WB.RegisterRd == ID/EX.RegisterRt

ECE437, Fall 2016 © Vijaykumar


(93)


# Lookahead: Forwarding datapath

- We know how to detect RAW hazards
- · Now,
  - Modify Datapath to enable forwarding
  - Desired control behavior


ECE437, Fall 2016 © Vijavkumar


(94)








# Data Hazards and Forwarding: Walkthrough • Code snippet - identify hazards - identify forwarding paths ECE437, Fall 2016 @ Vijaykumar (97)











# Control for Forwarding

· EX hazard

If (EX/MEM.RegWrite AND // not store or branch EX/MEM.RegsterRd != 0 AND // Result is used EX/MEM.RegisterRd = ID/EX.RegisterRs) ForwardA = 10

If (EX/MEM.RegWrite AND EX/MEM.RegsterRd != 0 AND EX/MEM.RegisterRd = ID/EX.RegisterRt) ForwardB = 10

ECE437, Fall 2016 © Vijaykumar (103)

### Control for Forwarding


· MEM hazard


If (MEM/WB.RegWrite AND
MEM/WB.RegsterRd != 0 AND
MEM/WB.RegisterRd = ID/EX.RegisterRs)
ForwardA = 01


If (MEM/WB.RegWrite AND MEM/WB.RegsterRd != 0 AND MEM/WB.RegisterRd = ID/EX.RegisterRt) ForwardB = 01


· Does this fully meet our requirements?

ECE437, Fall 2016 © Vijaykumar (104)









### Ld-use hazard Solution

- · Catch-all solution for hazards
  - Stall if instruction immediately next to a load is dependent on the load
    - · always works, but hurts performance
    - · Use as last resort
  - Can't help: load value is unavailable, unlike R-type instructions
- · Challenge:
  - Modify pipeline to stall for such hazards
  - Detect and stall LATER instructions

ECE437, Fall 2016 © Vijaykumar

(4.00)

## Terminology

- Minor change in terminology
  - If forwarding can solve it, it is not a hazard!
  - "Hazard" refers only to true backward dependencies in time

ECE437, Fall 2016 © Vijaykumar

(110)

### Ld-use Detection

lw \$2, 20(\$1) and \$4, \$2, \$5 or \$4, \$4, \$2

- Conditions
  - IMMEDIATELY preceding instruction must read memory
    - MemRead must be asserted
  - Destination of preceding instruction (rt) must be one of operands of current instruction
- Logic equations- restate above conditions formally
  - If(ID/EX.MemRead AND

((ID/EX.RegRt = IF/ID.RegRs) OR (ID/EX.RegRt = IF/ID.RegRt))) STALL

ECE437, Fall 2016 © Vijaykumar

(111)

### Stalling the pipeline

- · Current instruction cannot proceed
  - Later instructions must be stalled too else they will run into each other
- Solution for RAW hazards
  - inject NOP into EX/Mem pipeline
  - Prevent writes to PC and IF/ID register
  - Earlier instructions proceed as usual
- GENERAL solution for all stalling
  - $\boldsymbol{\cdot}$  Inject nop instead of stalled instr in next stage
  - "freeze" later instrs behind in previous stages
  - · "continue" earlier instrs ahead in later stages


ECE437, Fall 2016 © Vijaykumar


(112)


# Stalling the pipeline


- · GENERAL solution for all stalling
- · WHILE stalled
  - inject nop in place of stalled instr in next stage
    - · As many nops as stalls
  - "freeze" later instrs behind (in earlier stages)
    - · As long as stalled
  - "continue" earlier instrs ahead (in later stages)


ECE437, Fall 2016 © Vijaykumar


















# RAW Hazard with Loads: Summary

- · True backward dependencies in time
  - Need to stall
  - Dependent instruction & later instructions stalled
  - Earlier instructions can proceed
- · Stall achieved by
  - Detecting hazard (remember logic equation)
  - Inserting NOP (all EX/MEM/WB controls set to 0)
  - Preventing IF/ID latch and PC from being overwritten

ECE437, Fall 2016 © Vijaykumar

(121)



### Solution3 for RAW Hazard with Loads

- We can use the compiler to insert nops between Id and use to prevent hazards
- · But we can do better
  - Ld \$16, 0[\$24]
  - Nop (inserted by compiler or hardware)
  - Add, \$17, \$16, \$18
  - Sub \$23, \$8, \$9
  - St \$17, 0[\$25]
- What can you do?


ECE437, Fall 2016 © Vijaykumar


### Recall Hazards

- Structural hazards
  - Two instructions need the same hardware
  - Half/half for REG and ch5 for MEM
- · Data Hazards
  - Data not ready
  - Forward/bypass (stall for loads)
- · Control flow Hazards next
  - Which instruction to fetch? Not known.
  - Delayed branch, Predict not taken

ECE437, Fall 2016 © Vijaykumar

(124)





### Control/Branch Hazards


- Branch resolved in the MEM stage
  - Which is 3 cycles later but next instruction has to fetched in the next cycle
- Solution 1: Stall but penalty is 3 bubbles
  - Oh but how common is this?
    - · Amdahl's law worry about it only if common
  - Every 6th instruction is a branch
    - CPI would go from ~1.2 to 1.2+1/6\*3 = 1.7 (why 1 22)
    - · Large performance loss
- There are 3 other solutions

ECE437, Fall 2016 © Vijaykumar (12

### Hazards in real microprocessors

- Some of you may be thinking 1-3 bubbles for loads and branches ain't that bad - performance impact is less than 2x
- But real pipelines are 10-15 stages deep, so without doing anything each load and branch would incur 5-10 bubbles!
  - Well then why are real pipelines so deep?
  - To get fast clock via many schemes (taught in 437) in late 80's thru mid 90's


ECE437, Fall 2016 © Vijaykumar (128)



### Solution 2

- · move branch decision earlier in pipeline
  - Need additional comparator (r1=r2?) and adder (PC+4+SX(IMM)\*4)
  - Recall branch needs both outcome & target
  - "flush" IF/ID latch to kill potentially incorrect fetch immediately after branch
  - Will this work well?

ECE437, Fall 2016 © Vijaykumar (130)



### Br Solution 2

- move branch decision earlier in pipeline
  - Whoa! Value needed in earlier stage
    - what if r1/r2 write is pending?
    - Add r1, r2, r3
    - Beq r1, 0, target // is this common?
    - Forwarding and/or stalling
    - Forwarding from EX/MEM and MEM/WB into decode (previously it was into EX)
      - With forwarding only 1 bubble
      - Are these cases common?
      - Too much! (and better solution exists)

ECE437, Fall 2016 © Vijaykumar

(132)

### Br Solution 2

 If you use solution2 in the lab then you need to make sure to latch the branch target at the end of decode (it is not latched in previous slide) else br target will be lost if you stall fetch for some (other) reason (e.g., due to memory structural hazard) WHILE a br is in decode

ECE437, Fall 2016 © Vijaykumar

(133)

# Can we do anything about br stalls?

- RAW hazards a problem for both branches and R-types
  - Value produced later but needed earlier
  - R-type: Written in WB and needed in ID
  - Br: Outcome produced in MEM and needed in TD
- But solutions are fundamentally different
  - There is a key difference between branches and R-types what?

ECE437, Fall 2016 © Vijaykumar

(134)


## Can we do anything about br stalls?

- Solution 3
  - Predict branch is always not taken
    - · MUCH more sophisticated prediction possible
    - · Why not predict taken?
  - Soution 4: Delay slots
    - · Compiler's problem
- Walkthrough example for solution 3
  - Predict not taken

ECE437, Fall 2016 © Vijaykumar (13

### Control flow Hazard: Solution3


- Predict: guess one direction then back up if wrong





- Impact: 0 bubbles if correct, 1 bubble as before if wrong (correct say 50%)
- More dynamic scheme (correct 90+%)


ECE437, Fall 2016 © Vijaykumar


(136
























### Br Solution 3

- If we assume that br decision is NOT moved up (as in solution 2) then
  - Brs cause 3-cycle stall
  - With prediction (solution 3)
    - If correct 0 bubbles and 3 bubbles otherwise (as before)

ECE437, Fall 2016 © Vijaykumar

(146)



# Dynamic Branch Prediction - take solution3 further

- Better (ie more accurate) than static prediction of not-taken
  - Branches are biased → predictable
  - Some are mostly taken and others mostly not-taken
  - Why? Think of code (architects always think of s/w)
  - Give egs of mostly taken and mostly nottaken


ECE437, Fall 2016 © Vijaykumar

(148)

# Dynamic Branch Prediction - take solution3 further

- ~90% of program execution time is spent in ~10% of code (inner loops)
- Think of a program loop of N iterations
  - · Taken N-1 times
  - · Not taken last time
- · Then how does h/w learn the bias of each branch?

FCE437. Fall 2016 © Vijaykumar



# 1-bit vs. 2-bit top: mov ri, 0 loop: blabla

- for i = 0 to 3 .. blabla add ri, ri, 1 blt ri, 3 loop

j top

Outcome: TTTNTTTNTTTN.. • 1-bit (init N): NTTTNTTTNTTTNTTT...

- 2 mistakes per loop: one each at entry, exit

- Ignore init mistake


· While (always)

 $\cdot \ \, 2\text{-bit (init $N_h$):} \ \, \frac{N_hN_sT_hT_hT_sT_hT_hT_sT_hT_hT_hT_s}{T_hT_hT_sT_hT_hT_s} \\$ 

- 1 mistake per loop: at exit

ECE437, Fall 2016 © Vijaykumar


# **Branch Prediction Table**



- Store each branch's history \*\*\*
- · Keep a small table indexed by program counter
- PC is large (32 bit number)
- Many-to-few mapping from PC to table entries
  - E.g. 2048-entry branch prediction table Mapping: use 11 bits of PC
- Problem: Multiple branches may map to same entry in table - Aliasing

ECE437, Fall 2016 © Vijaykumar

# Branch Prediction: Branch Target Buffer




- Unlike static prediction of always not-taken, dynamic prediction will predict both taken and not-taken
- For taken prediction, we have a problem (what?)
- There is something about branch targets that helps us solve the problem (what?)
- Keep a small table of br targets indexed by PC (BTB)

   WHILE fetching (potentially) a branch, use branch PC to look
  up prediction AND target of branch so NEXT cycle you can
  fetch taken instruction if predict taken else fetch not-taken
  instruction back-to-back fetch for both taken or not-taken
- Many-to-few mapping from PC to BTB

ECE437, Fall 2016 © Vijaykumar

# Fetch with branch prediction



14 addl r2, r2, 3 sub r3, r4, r5 beq r6, r7, 100 ori r8, r9, 17 add r10, r11, r12 100 and r13, r14, 15

- WHILE fetching (potentially) a branch, use branch PC to look up prediction AND target of branch so NEXT cycle you can fetch taken instruction if predict taken else fetch not-taken instruction back-to-back fetch for both taken or not-taken
- F | D | X | M | W bea
  - FIDIX

← no bubble

ECE437, Fall 2016 © Vijaykumar


# Recap

- Branch instructions
  - Control flow hazard
  - Static branch prediction
    - · Predict not taken
    - · Squash instruction if prediction incorrect
- Dynamic Branch prediction
  - 1-bit and 2-bit state machines to track history of branches
  - Finite table
    - · Potential for "aliasing"
    - · Multiple branches map to the same predictor

ECE437, Fall 2016 © Vijaykumar


## Control flow Hazard: Solution4


Redefine branch behavior to take effect after next instruction) "delayed branch'





- Impact: 0 bubbles per branch if can find instruction to put in "delay slot" (say 60% of time)
- As pipelines get deeper, less useful why?


ECE437, Fall 2016 © Vijaykumar (156)












### Recall Hazards

- · Structural hazards
  - Two instructions need the same hardware
  - Half/half for REG and two copies for MEM
- · Data Hazards
  - Data not ready
  - Forward/bypass (stall for loads)
- Control flow Hazards
  - Which instruction to fetch? Not known.
  - Move up br. decision, Predict not taken, delayed branch

ECE437, Fall 2016 © Vijaykumar



# Common confusion in CPI calculation

- Ideal CPI = 1, 1/4th loads, 1/6th branches, br prediction accuracy 90% and branches resolved at the END of MEM and assume 50% loads are followed immediately by a dependent instr and by independent instr for rest
- · CPI = 1 + 1/4 \*1/2 \*1 + 1/6 \* 0.1 \* 3
  - The first "1" captures no stalls for ALL instructions, so later terms are only for stalls

ECE437, Fall 2016 © Vijaykumar

### Common confusion in CPI calculation


- CPI = 1 + 1/4 \*1/2 \*1 + 1/6 \* 0.1 \* 3
- · DO NOT do
  - $1 (\frac{1}{4} + 1/6) + \frac{1}{4} \times 1/2 \times 1 + \frac{1}{4} \times 1/2 \times 2 + 1/6$ \*0.9\*1 + 1/6\*0.1\*4
    - · correct but laborious
  - $1 + \frac{1}{4} * 1 + \frac{1}{6} * 3$ 
    - · wrong because double-counts non-stall cases

ECE437, Fall 2016 © Vijavkumar

### What next?

- Exceptions
  - Multiple instructions in flight
  - PC has changed
- · Advanced topics VERY briefly
  - Superscalar, dynamically scheduled processors, etc
- Real machines
  - Intel i7 pipeline, Niagara Pipeline

ECE437, Fall 2016 © Vijaykumar



# Interrupts caused by external events (eg I/O) asynchronous to program execution may be handled between instructions suspend user program, handle interrupt, resume user program caused by internal events • exceptional conditions (overflow) errors (parity) faults (ch. 5) - KEY mechanism in all modern computers synchronous to program execution condition must be remedied by the handler instruction may be retried or simulated and program continued, or program may be aborted MIPS convention: External : Interrupts Internal : Exception

Interrupt, Exception, Trap?

ECE437, Fall 2016 © Vijaykumar (168)

Traps

## **Exception Semantics**

- MIPS architecture defines the instruction as having <u>no effect</u> if the instruction causes an exception.
- When we get to virtual memory (ch 5b) we will see that certain classes of exceptions must prevent the instruction from changing the machine state.
- This aspect of handling exceptions becomes complex and potentially limits performance => why it is hard
  - Precise interrupts vs Imprecise interrupts

ECE437. Fall 2016 © Vijavkumar

(160)

# Exceptions

- Pipeline Semantics
  - NO instruction AFTER the excepting instruction may execute
  - EVERY instruction BEFORE the excepting instruction must complete execution
    - · Sounds similar to what?
  - Exception handler software saves and restores registers and other state
    - · Different from 362 microcontroller

ECE437, Fall 2016 © Vijaykumar

(170)

# MIPS Exceptions

- · All exceptions jump to same handler code
  - "Cause" register
- · We consider
  - Illegal instructions
  - Arithmetic overflows
- · Hardware behavior
  - Save PC of offending instruction (How? PC+4 has already been written to PC)
  - Use special register EPC(why not use \$31 like jal?)
  - Set cause register appropriately (0=ILL; 1=OVF)
  - Jump to handler at fixed address


ECE437, Fall 2016 © Vijaykumar (1


## Datapath modifications


- Pipeline complications
- Which stage is exception detected?
  - Overflow?
    - In EX, squash (convert to nop) EX & earlier stages
  - Illegal Instruction?
    - · In ID, squash (convert to nop) ID & earlier stages
    - · Similar to RAW hazard
  - What about external interrupts?
- Overflow in instruction i, illegal instruction in instruction i+1
  - Simultaneous exceptions
  - Hardware sorting

ECE437, Fall 2016 © Vijaykumar (

# Walk-through: Code snippet Main Code 40 sub \$11, \$2, \$4 44 and \$12, \$2, \$5 48 or \$13, \$2, \$1 4C add \$1, \$2, \$1 50 slt \$15, \$6, \$7 Eceta7, Fall 2016 ⊕ Vijaykumar (173) Exception Code [Exception handler PC] sw \$25, 1000(\$0)







# Midterm 1 • 10/14 Wednesday 8-10 pm SMTH 108 • Ch. 1, 2, and 4 + slides (1a,1b,2,4a,4b) • Sample exam on BlackBoard - folder "Midterms"

# **Understanding Performance**


- Iron law: Insts/prog \* CPI \* cycletime
- · With pipelining:
  - CPI ~ 1 (with ideal memory, good branch prediction and few data hazards)
  - Cycletime : determined by critical path of one stage
- · Can we do better?
  - CPI < 1?
  - How about CPI of 0.5?

ECE437, Fall 2016 © Vijaykumar (178

# Superscalar Processor

- · What does it mean?
  - Scalar processors (operate on scalar quantities)
  - Vector (operate on vectors)
  - Superscalar: multiple scalar operations in one cycle
  - More than one instruction per cycle


ECE437, Fall 2016 © Vijaykumar (17



# Dynamic Scheduling

- · No need to suffer hazards if other useful work can be achieved
- · Load hazard results in pipeline stall
  - But later instructions are ready
  - "Oh! But we cannot execute instructions out of order" - Not true! Modern CPUs do it all the time!! lw \$t0, 20(\$s2)
    - addu \$t1, \$t0, \$t2 sub \$s4, \$s4, \$t3
  - Execute sub, slti, & later instrs while lw has not completed!


ECE437, Fall 2016 © Vijaykumar





## Real machines


- · Let's examine Pentium 4, Core 2, i7
  - Microarchitecture more or less stable
  - Technology has improved
  - Also ARM A3, Sun Niagara


ECE437, Fall 2016 © Vijaykumar (183)














# Summary

- Exceptions
  - Know how to handle the easy cases
    - What to squash, what not to
  - Know how complicated exceptions can be
- Read Chapter 4 NOW
  - Maximize impact
  - Study while lecture material is "warm"
    - · 2-3 hours now vs. 8-12 hours later

ECE437, Fall 2016 © Vijaykumar (190