


# ECE437: Introduction to Digital Computer Design

Chapter 4a (single-cycle, 4.1-4.4)

Fall 2016

## Processor Implementation



ECE437, Fall 2016 © Vijaykumar

(2)

## 362 vs. 437

- 362 CPU is an embedded processor
  - Low cost, low power emphasis
  - On-chip, custom peripherals key
  - Transistors used for peripherals
- 437 CPU is a general-purpose processor
  - High performance emphasis
  - Off-chip, generic peripherals
  - Transistors used for performance
- You must have noticed differences in ISA

ECE437, Fall 2016 © Vijaykumar

(3)

## Outline


- Datapath - single cycle
  - single instruction, 2's complement, unsigned
- Control

ECE437, Fall 2016 © Vijaykumar


(4)

- Single-cycle datapath
- Compose using well-understood pieces
  - Mux, flip-flops and gates
  - ALU
  - Register file


- *Adder*




- ALU



- Mux



- **Register**
  - for PC
- **Register file**
  - 32 registers
  - 2 read ports/buses
  - 1 write port/bus
- **Memory**
  - 1 input bus
  - 1 output bus
  - Not bidirectional




```

graph LR
    Input(( )) --> Storage[Storage]
    Storage --> Output(( ))
    Output --> CombLogic[Comb. Logic]
    CombLogic --> Input
  
```

- Storage elements
  - Memory, Register file, PC
- Combinational elements
  - ALUs, Adders, Muxes

## Processor Implementation


- This Lecture: Datapath



ECE437, Fall 2016 © Vijaykumar

(9)

## Processor Implementation



- **Implementation** determines
  - How many Clocks Per Instruction (CPI)
  - How long is the clock cycle (Cycle time)
- **ISA, compiler** determine
  - How many instructions in a program (Instr. count)
- We will cover these in Ch 1b (after Ch 4a)
  - For now: implementation determines execution time which measures performance

ECE437, Fall 2016 © Vijaykumar


(10)

## Datapath - Single cycle

- **Assumption:** Get one whole instruction done in one long clock cycle
  - fetch, decode/read operands, execute, memory, writeback
    - 5 steps you should NEVER forget!
  - useful way to represent steps and identify required datapath elements: **RTL**
- For single instruction
- Put it together

ECE437, Fall 2016 © Vijaykumar

(11)



ECE437, Fall 2016 © Vijaykumar

(12)

## Warning

- Processor you will design in the lab will NOT be exactly same as the processor described in lectures
- So blindly copying design on lecture slides WON'T work in the lab
- Helps me (and you) know whether you understand the material

ECE437, Fall 2016 © Vijaykumar (13)

## Outline

- Datapath - single cycle
  - single instruction, 2's complement, unsigned
- Control

ECE437, Fall 2016 © Vijaykumar (14)

## Register Transfer Language

- RTL gives the meaning of the instructions
- All start by fetching the instruction

op | rs | rt | rd | shamt | funct = MEM[ PC ]  
 op | rs | rt | Imm16 = MEM[ PC ]


### inst Register Transfers

ADDU R[rd] <- R[rs] + R[rt]; PC <- PC + 4  
 SUBU R[rd] <- R[rs] - R[rt]; PC <- PC + 4  
 ORi R[rt] <- R[rs] OR zero\_ext(Imm16); PC <- PC + 4  
 LOAD R[rt] <- MEM[ R[rs] + sign\_ext(Imm16) ]; PC <- PC + 4  
 STORE MEM[ R[rs] + sign\_ext(Imm16) ] <- R[rt]; PC <- PC + 4  
 BEQ if ( R[rs] == R[rt] ) then PC <- PC + sign\_ext(Imm16) || 00  
 else PC <- PC + 4

ECE437, Fall 2016 © Vijaykumar (15)

## A Simple Implementation


- ADD and SUB
  - addU rd, rs, rt
  - subU rd, rs, rt
- OR Immediate:
  - ori rt, rs, imm16
- LOAD and STORE Word
  - lw rt, rs, imm16
  - sw rt, rs, imm16
- BRANCH:
  - beq rs, rt, imm16



ECE437, Fall 2016 © Vijaykumar (16)

## Fetch Instructions


- Fetch instruction, then update PC
- PC updated (at the end of) every cycle
  - What if no branches or jumps?



ECE437, Fall 2016 © Vijaykumar (17)

## ALU Instructions


- $R[rd] \leftarrow R[rs] \text{ op } R[rt]$  Example: `addU rd, rs, rt`
  - Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
  - ALU Operation and RegWr: control logic after decoding the instruction



ECE437, Fall 2016 © Vijaykumar (18)

## Logical operation with Immediate


- $R[rt] \leftarrow R[rs] \text{ op ZeroExt}[imm16]$
- rd?
- zeroext



ECE437, Fall 2016 © Vijaykumar (19)

## Load Instruction


- $R[rt] \leftarrow \text{Mem}[R[rs] + \text{SignExt}[imm16]]$  Example: `lw rt, imm16(rs)`



ECE437, Fall 2016 © Vijaykumar (20)

## Store Instruction

- $\text{Mem}[\text{R[rs]} + \text{SignExt}[\text{imm16}] \leftarrow \text{R[rt]}]$  Example: `sw rt, imm16(rs)`



ECE437, Fall 2016 © Vijaykumar

(21)

## Memory

- Used for instruction fetch and data access `ld/st`
- Memory is big and slow
  - takes 300 CPU clocks today! (ch5)
- Memory can allow only one of instruction fetch or `ld/st` data access at any given time → need to arbitrate between I-fetch and D-access
  - We will alleviate this in ch5 but will still need arbitration

ECE437, Fall 2016 © Vijaykumar

(22)

## Memory


- While one could do both I fetch and D-access one after the other in one (slow) CPU clock, our specific FPGA memory needs two clocks -one each for I-fetch and D-access
  - So our lab design is "mostly single-cycle CPU": one cycle for all instructions except `ld` and `st`, and two cycles for `ld/st`
  - Still you need arbitration so memory does either I-fetch or D-access at a time

ECE437, Fall 2016 © Vijaykumar


(23)

## Lab memory timing

- No `ld/st` among instructions



- With a `ld` or `st`



ECE437, Fall 2016 © Vijaykumar

(24)

## Memory arbitration

- How is this timing realized? Via request-ready handshake + arbitration
- The CPU has a hardware block called "request block" where the CPU generates I-request and D-request signals - non ld/st instructions generate only I-request and ld/st generate both I-request (for I-fetch) and D-request (for ld/st of data)
- The requests go to the "Arbiter block"


ECE437, Fall 2016 © Vijaykumar (25)

## Memory arbitration

- The arbiter block chooses one of I-request or D-request if both are active (ld/st) OR I-request if D-request is not active (non-ld/st)
- If both active,
  - the D-request is for current instruction and I-request is for the next instruction
  - D-request gets priority to complete the current instruction before going to next
- The chosen request accesses memory

ECE437, Fall 2016 © Vijaykumar (26)

## CPU-Memory Interface



- Request is in CPU and arbiter is in memory system -- SEPARATE
- Do not break this interface by going around it - else you will suffer later

ECE437, Fall 2016 © Vijaykumar (27)

## Memory arbitration

- When access complete (I or D), the arbiter/controller asserts the corresponding ready (I-ready or D-ready)
  - This is how CPU knows access is complete - this is important in 3 slides
- VERY IMPORTANT: once a D-access is complete, de-assert the D-request
  - Else arbiter will keep choosing that request

ECE437, Fall 2016 © Vijaykumar (28)

## Memory arbitration - Detail 1

- For `ld/st`, the instruction is latched within memory system WHILE data access occurs (else instruction would vanish while data access occurs!)
  - During the middle clock of previous timing diagram
  - This latching is done for you in the code given to you

ECE437, Fall 2016 © Vijaykumar (29)

## Memory arbitration- Detail 2

- Lab has two clocks - CPU clock and RAM clock
  - CPU clock is the main clock
  - RAM clock an internal detail to be ignored
  - RAM clock happens to be 2x CPU clock
    - Does not match reality
    - Done to make our specific FPGA work for mostly single-cycle CPU
    - Fixed in the next slide

ECE437, Fall 2016 © Vijaykumar (30)

## Memory arbitration

- In lab, memory is variable latency - so your design should work at different latencies (important in real world)
  - Mostly single-cycle is at the lowest latency
  - Longer latencies → multiple clocks per I-fetch or D-access
  - You MAY NOT assume memory will complete within one cycle → you MUST wait for I-ready or D-ready
  - I-ready, D-ready in one cycle at lowest latency & in more cycles at longer latencies

ECE437, Fall 2016 © Vijaykumar (31)

## Why?

- Variable latency checks if design is timing-independant - important concept
- Single memory, so we don't change from two memories (in single cycle) to one memory (in pipelining) - easier for you
- GENERAL- you should test and debug every block BOTH separately AND after merging with rest of design BEFORE going to the next block else you will have a mess that can't be debugged

ECE437, Fall 2016 © Vijaykumar (32)




## ORI

- ORI is not in the book
- ORI shows that some instructions need zero extension instead of sign extension
  - Logical vs. arithmetic ops
- What will change in the datapath if ORI is absent?

ECE437, Fall 2016 © Vijaykumar (33)

## Conditional Branch Instruction



- beq rs, rt, imm16
  - $IR = Mem[PC]$  // Fetch the instruction from memory
  - $Equal \leftarrow R[rs] == R[rt]$  // Calculate the branch condition
  - if (Equal == 1) // Calculate the next instruction's address
    - $PC \leftarrow PC + 4 + (SignExt(imm16) \ll 2)$
  - else
    - $PC \leftarrow PC + 4$


What is this?

- Branches compute TWO things: branch condition and branch target


ECE437, Fall 2016 © Vijaykumar (34)

## Datapath for 'beq'

- beq rs, rt, imm16
  - Datapath generates branch condition (Equal)



ECE437, Fall 2016 © Vijaykumar (35)



ECE437, Fall 2016 © Vijaykumar (36)


## Summary

- For a given instruction
  - Describe operation in RTL
  - Use ALUs, Registers, Memory, adders to achieve reqd. functionality
- To add instructions
  - Rinse and repeat; Reuse components via muxes
  - Not all blocks are used by all instrs so you need to ensure unused blocks don't interfere
- Controls : next
  - Selection controls for muxes
  - ALU controls for ALU ops
  - Register address controls
  - Write enables for registers/memory

ECE437, Fall 2016 © Vijaykumar (37)

## Exercise


- Add jump instruction to single cycle datapath
  - j Addr
  - RTL
    - $PC \leftarrow (PC+4)[31:28] \parallel \text{Addr} \parallel 00$



- See worksheet #1

ECE437, Fall 2016 © Vijaykumar (38)

## Exercise







ECE437, Fall 2016 © Vijaykumar (39)

## Exercise


- See worksheet (Fig 4.15)
- Highlight active datapath for
  - Add
  - Beq
  - Sw
  - Lw

ECE437, Fall 2016 © Vijaykumar (40)



## Meaning of Control Signals

- ExtOp: "zeroext", "signext"
- ALUSrc: 0 => regB; 1 => imm
- ALUOp: "add", "sub", "or"
- MemWr: write memory
- MentoReg: 1 => Mem
- RegDst: 0 => "rt"; 1 => "rd"
- RegWr: write dest register




ECE437, Fall 2016 © Vijaykumar

(45)

## ORI Controls: Worksheet

- $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




ECE437, Fall 2016 © Vijaykumar

(46)

## ORI Controls: Solution

- $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




ECE437, Fall 2016 © Vijaykumar

(47)

## LW Controls

- $R[rt] \leftarrow \text{Data Memory}[R[rs] + \text{SignExt}[imm16]]$




ECE437, Fall 2016 © Vijaykumar

(48)

## SW Controls: Worksheet


- $R[rt] \rightarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$



ECE437, Fall 2016 © Vijaykumar (49)

## SW Controls: Solution


- $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$



ECE437, Fall 2016 © Vijaykumar (50)

## BEQ Controls

- if  $(R[rs] - R[rt] == 0)$  then  $\text{Equal} \leftarrow 1$ ; else  $\text{Equal} \leftarrow 0$



ECE437, Fall 2016 © Vijaykumar (51)

## Summary of Control Signals

### inst Register Transfer

ADD  $R[rd] \leftarrow R[rs] + R[rt]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = \text{RegB}$ ,  $ALUOp = \text{"add"}$ ,  $\text{RegDst} = rd$ ,  $\text{RegWr} = \text{"+"}$ ,  $\text{PCSrc} = \text{"+"}$

SUB  $R[rd] \leftarrow R[rs] - R[rt]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = \text{RegB}$ ,  $ALUOp = \text{"sub"}$ ,  $\text{RegDst} = rd$ ,  $\text{RegWr} = \text{"+"}$ ,  $\text{PCSrc} = \text{"+"}$

ORI  $R[rt] \leftarrow R[rs] + \text{zero\_ext}(Imm16)$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = Im$ ,  $\text{ExtOp} = \text{"Z"}$ ,  $ALUOp = \text{"or"}$ ,  $\text{RegDst} = rt$ ,  $\text{RegWr} = \text{"+"}$ ,  $\text{PCSrc} = \text{"+"}$

LOAD  $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(Imm16)]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = Im$ ,  $\text{ExtOp} = \text{"Sn"}$ ,  $ALUOp = \text{"add"}$ ,  $\text{MemWr} = \text{"+"}$ ,  $\text{PCSrc} = \text{"+"}$

STORE  $\text{MEM}[R[rs] + \text{sign\_ext}(Imm16)] \leftarrow R[rs]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = Im$ ,  $\text{ExtOp} = \text{"Sn"}$ ,  $ALUOp = \text{"add"}$ ,  $\text{MemWr} = \text{"+"}$ ,  $\text{PCSrc} = \text{"+"}$

BEQ if  $(R[rs] == R[rt])$  then  $PC \leftarrow PC + \text{sign\_ext}(Imm16)$  || 00 else  $PC \leftarrow PC + 4$ ;  
 $ALUSrc = \text{RegB}$ ,  $\text{PCSrc} = \text{"Beq AND Equal"}$ ,  $ALUOp = \text{"sub"}$

ECE437, Fall 2016 © Vijaykumar (52)

## Control Logic

- Logic must generate appropriate signals for all instructions
- Summary slide (previous)
  - A way of representing the truth table
- Till now: Instr → signal, next: transpose
  - First: Equations in terms of opcodes
  - Next: Equations in terms of instruction bits

ECE437, Fall 2016 © Vijaykumar (53)

## Controls: Logic equations

- PCSrc  $\leftarrow$  if (OP == BEQ) then Equal else 0
- ALUSrc  $\leftarrow$  if (OP == "R-type") then "regB" else if (OP == BEQ) then regB, else "imm"
- ALUOp  $\leftarrow$  if (OP == "R-type") then funct else if (OP == ORi) then "OR" else if (OP == BEQ) then "sub" else "add"
- ExtOp  $\leftarrow$  \_\_\_\_\_
- MemWr  $\leftarrow$  \_\_\_\_\_
- MemtoReg  $\leftarrow$  \_\_\_\_\_
- RegWr:  $\leftarrow$  \_\_\_\_\_
- RegDst:  $\leftarrow$  \_\_\_\_\_

ECE437, Fall 2016 © Vijaykumar (54)

## Controls: Logic equations


- PCSrc  $\leftarrow$  if (OP == BEQ) then EQUAL else 0
- ALUSrc  $\leftarrow$  if (OP == "R-type") then "regB" else if (OP == BEQ) then regB, else "imm"
- ALUOp  $\leftarrow$  if (OP == "R-type") then funct else if (OP == ORi) then "OR" else if (OP == BEQ) then "sub" else "add"
- ExtOp  $\leftarrow$  if (OP == ORi) then "zeroext" else "signext"
- MemWr  $\leftarrow$  (OP == Store)
- MemtoReg  $\leftarrow$  (OP == Load)
- RegWr:  $\leftarrow$  if ((OP == Store) || (OP == BEQ)) then 0 else 1
- RegDst:  $\leftarrow$  if ((OP == Load) || (OP == ORi)) then 0 else 1

ECE437, Fall 2016 © Vijaykumar (55)

## Truth Table summary

See Appendix B

	func 10 0000	func 10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
PCSrc	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	1	x
ALUOp<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx




ECE437, Fall 2016 © Vijaykumar (56)

## Local vs Global Control

### • One more layer of abstraction

- ALUOp  $\leftarrow$  if (OP == "R-type") then **func**  
 elseif (OP == ORi) then "OR"  
 elseif (OP == BEQ) then "sub"  
 else "add"




ECE437, Fall 2016 © Vijaykumar

(57)

## Global Control: Truth Table


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp<N-1:0>	"R-type"	Or	Add	Add	Subtract	xxx



ECE437, Fall 2016 © Vijaykumar

(58)

## Encoding



- In this exercise, ALUOp has to be 2 bits wide to represent:
  - (1) "R-type" instructions
  - "I-type" instructions that require the ALU to perform:
    - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUOp has to be 3 bits to represent:
  - (1) "R-type" instructions
  - "I-type" instructions that require the ALU to perform:
    - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)


	R-type	ori	lw	sw	beq	jump
ALUOp (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUOp<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

ECE437, Fall 2016 © Vijaykumar

(59)

## Global Control: Truth Table

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp<2:0>	"R-type"	Or	Add	Add	Subtract	xxx
	(100)	(010)	(000)	(000)	(001)	



ECE437, Fall 2016 © Vijaykumar

(60)

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

The diagram illustrates the R-type instruction format. It consists of six 6-bit fields, each labeled with  $op<5>$ ,  $rs<5>$ , and  $rt<5>$ . The fields are labeled R-type, ori, lw, sw, beq, and jump. The R-type field is connected to the RegWrite signal.

The diagram illustrates the control signals for the R-type instruction format. It shows six clock cycles for instructions: **ori**, **lw**, **sw**, **beq**, **jump**, and an unlabeled instruction. Each instruction has a 6-bit opcode (**op<5>**) and a 16-bit register file address (**R-type**). The control signals are:


- RegWrite**: Asserted for **ori**, **lw**, **sw**, **beq**, and **jump**.
- ALUSrc**: Asserted for **ori**, **lw**, **sw**, and **beq**.
- RegDst**: Asserted for **ori**, **lw**, **sw**, and **beq**.
- MemtoReg**: Asserted for **lw**.
- MemWrite**: Asserted for **sw**.
- Branch**: Asserted for **beq**.
- Jump**: Asserted for **jump**.
- ExtOp**: Asserted for **ori**, **lw**, **sw**, and **beq**.
- ALUop<2>**: Asserted for **ori**, **lw**, **sw**, and **beq**.
- ALUop<1>**: Asserted for **ori**, **lw**, **sw**, and **beq**.
- ALUop<0>**: Asserted for **ori**, **lw**, **sw**, and **beq**.

Block diagram of the ECE437 processor architecture. The diagram shows the Main Control unit, ALU Control, Instruction Fetch Unit, 32 32-bit Registers, ALU, Data Memory, and Mux. Inputs include op (6-bit), Instr (<31:26>), Rd, Rt, RegWr (5-bit), Ra, Rb, imm16 (<15:0>), and ExtOp (6-bit). The Main Control outputs ALUOp (3-bit), RegDst, and ALUSrc. The ALU Control outputs ALUctr (3-bit). The Instruction Fetch Unit outputs Instruction (<31:0>). The 32 32-bit Registers output busA (32-bit), busB (32-bit), and busW (32-bit). The ALU outputs Zero and ALUSrc. The Data Memory outputs Data In (32-bit). The Mux outputs MemWr (0-bit) and MemtoReg (32-bit).

16




## Cycletime



- What should the clock period be?
  - Enough to compute the next state values
    - Propagation clk-to-Q (new state)
    - Comb. Logic delay
    - Setup requirements

ECE437, Fall 2016 © Vijaykumar (65)


## Timing: R-type inst



ECE437, Fall 2016 © Vijaykumar (66)


## "lw" Instruction

- Longer critical path
  - lower bound on cycletime



ECE437, Fall 2016 © Vijaykumar (67)


## Worst case timing




ECE437, Fall 2016 © Vijaykumar (68)

## What's wrong with our processor?


Arithmetic & Logical




Load



Store



Branch



- LOOOOONG Cycle Time
- ALL instructions take as much time as the slowest
- Real memory MUCH slower than our idealized memory
  - Today some 100ns (memory+bus+control) vs. 0.25ns CPU clock
  - cannot finish in one (short) cycle

ECE437, Fall 2016 © Vijaykumar

(69)

## Notion of Performance

- We need to understand "performance" better because in the rest of course we will improve the performance of our processor
- To understand performance we will go to chapter 1b (1.4 onwards) before returning to chapter 4b (4.5 onwards)

ECE437, Fall 2016 © Vijaykumar

(70)