
ECE437: Introduction to Digital Computer Design

Chapter 4a (single-cycle, 4.1-4.4)

Fall 2016



362 vs. 437

- · 362 CPU is an embedded processor
 - Low cost, low power emphasis
 - On-chip, custom peripherals key
 - Transistors used for peripherals
- 437 CPU is a general-purpose processor
 - High performance emphasis
 - Off-chip, generic peripherals
 - Transistors used for performance
- You must have noticed differences in ISA

ECE437, Fall 2016 © Vijaykumar

(3)

Outline

- · Datapath single cycle
 - single instruction, 2's complement, unsigned
- · Control

ECE437, Fall 2016 © Vijaykumar


(4)


Datapath for Instructions


- · Single-cycle datapath
- · Compose using well-understood pieces
 - Mux, flip-flops and gates
 - ALU
 - Register file

ECE437, Fall 2016 © Vijaykumar

(5)









Processor Implementation

· This Lecture: Datapath



Processor Implementation




- Implementation determines
 - How many Clocks Per Instruction (CPI)
 - How long is the clock cycle (Cycle time)
- ISA, compiler determine
 - · How many instructions in a program (Instr. count)
- We will cover these in Ch 1b (after Ch 4a)
- For now: implementation determines execution time $_{\rm ECE437,}$ which measures performance

Datapath - Single cycle

- Assumption: Get one whole instruction done in one long clock cycle
 - fetch, decode/read operands, execute, memory, writeback
 - 5 steps you should NEVER forget!
 - useful way to represent steps and identify required datapath elements: RTL
- For single instruction
- Put it together

ECE437, Fall 2016 © Vijaykumar



Warning

- Processor you will design in the lab will NOT be exactly same as the processor described in lectures
- So blindly copying design on lecture slides WON'T work in the lab
- Helps me (and you) know whether you understand the material

ECE437, Fall 2016 © Vijaykumar

Outline

- Datapath single cycle - single instruction, 2's complement, unsigned
- · Control

FCE437. Fall 2016 © Vijaykumar

Register Transfer Language


- · RTL gives the meaning of the instructions
- · All start by fetching the instruction


```
op | rs | rt | rd | shamt | funct = MEM[ PC ]
                           = MEM[ PC ]
```


op | rs | rt | Imm16


inst	Register Transfers	
ADDU	$R[rd] \leftarrow R[rs] + R[rt];$	PC <- PC + 4
SUBU	$R[rd] \leftarrow R[rs] - R[rt];$	PC <- PC + 4
ORi	R[rt] <- R[rs] OR zero_ext(Imm16);	$PC \leftarrow PC + 4$
LOAD	R[rt] <- MEM[R[rs] + sign_ext(Imm10	6)]; PC <- PC + 4
STORE	MEM[R[rs] + sign_ext(Imm16)] <- R	[rt]; PC <- PC + 4
BEQ	if (R[rs] == R[rt]) t	hen PC <- PC + sign_ext(Imm16)] 00 lse PC <- PC + 4
ECE437, Fall 20	016 © Vijaykumar (15)	


A Simple Implementation ADD and SUB - addU rd, rs, rt op rs rt rd shamt funct - subU rd, rs, rt · OR Immediate: - ori rt, rs, imm16 op rs rt immediate 6 bits 5 bits 5 bits 31 26 21 1 16 bits LOAD and op rs rt 6 bits 5 bits 5 bits STORE Word immediate - lw rt, rs, imm16 16 bits - sw rt, rs, imm16 op rs rt immediate · BRANCH: - beq rs, rt, imm16 ECE437, Fall 2016 © Vijaykumar (16)











Memory


- Used for instruction fetch and data access Id/st
- · Memory is big and slow
 - takes 300 CPU clocks today! (ch5)
- Memory can allow only one of instruction fetch or Id/st data access at any given time → need to arbitrate between Ifetch and D-access
 - We will alleviate this in ch5 but will still need arbitration

ECE437, Fall 2016 © Vijaykumar (22)

Memory

- While one could do both I fetch and Daccess one after the other in one (slow) CPU clock, our specific FPGA memory needs two clocks -one each for I-fetch and D-access
 - So our lab design is "mostly single-cycle CPU": one cycle for all instructions except Id and st, and two cycles for Id/st
 - Still you need arbitration so memory does either I-fetch or D-access at a time

ECE437, Fall 2016 © Vijaykumar (23)



Memory arbitration

- How is this timing realized? Via request-ready handshake + arbitration
- The CPU has a hardware block called "request block" where the CPU generates I-request and D-request signals - non ld/st instructions generate only I-request and ld/st generate both I-request (for I-fetch) and D-request (for ld/st of data)
- The requests go to the "Arbiter block"

ECE437, Fall 2016 © Vijaykumar

(0.5)


Memory arbitration

- The arbiter block chooses one of Irequest or D-request if both are active (ld/st) OR I-request if D-request is not active (non-ld/st)
- · If both active,
 - the D-request is for current instruction and I-request is for the next instruction
 - D-request gets priority to complete the current instruction before going to next
- The chosen request accesses memory

ECE437, Fall 2016 © Vijaykumar

(26)

CPU-Memory Interface



- Request is in CPU and arbiter is in memory system -- SEPARATE
- Do not break this interface by going around it else you will suffer later ECE43, Fall 2016 © Vijeykumar (27)

Memory arbitration

- When access complete (I or D), the arbiter/controller asserts the corresponding ready (I-ready or Dready)
 - This is how CPU knows access is complete this is important in 3 slides
- VERY IMPORTANT: once a D-access is complete, de-assert the D-request
 - Else arbiter will keep choosing that request

ECE437, Fall 2016 © Vijaykumar

(28)

Memory arbitration - Detail 1

- For Id/st, the instruction is latched within memory system WHILE data access occurs (else instruction would vanish while data access occurs!)
 - During the middle clock of previous timing diagram
 - This latching is done for you in the code given to you

ECE437, Fall 2016 © Vijaykumar

(20)

Memory arbitration- Detail 2

- Lab has two clocks CPU clock and RAM clock
 - CPU clock is the main clock
 - RAM clock an internal detail to be ignored
 - RAM clock happens to be 2x CPU clock
 - · Does not match reality
 - Done to make our specific FPGA work for mostly single-cycle CPU
 - · Fixed in the next slide

ECE437, Fall 2016 © Vijaykumar

(30)

Memory arbitration

- In lab, memory is variable latency so your design should work at different latencies (important in real world)
 - Mostly single-cycle is at the lowest latency
 - Longer latencies → multiple clocks per Ifetch or D-access
 - You MAY NOT assume memory will complete within one cycle → you MUST wait for I-ready or D-ready
 - I-ready, D-ready in one cycle at lowest latency & in more cycles at longer latencies

ECE437, Fall 2016 © Vijaykumar

(31)

Why?

- Variable latency checks if design is timing-independenct - important concept
- Single memory, so we don't change from two memories (in single cycle) to one memory (in pipelining) - easier for you
- GENERAL- you should test and debug every block BOTH separately AND after merging with rest of design BEFORE going to the next block else you will have a mess that can't be debugged

ECE437, Fall 2016 © Vijaykumar


(32)

ORI

- · ORI is not in the book
- · ORI shows that some instructions need zero extension instead of sign extension
 - Logical vs. arithmetic ops
- · What will change in the datapath if ORI is absent?

ECE437. Fall 2016 © Vijavkumar

Conditional Branch Instruction



- beq rs, rt, imm16
 - IR = Mem[PC] // Fetch the instruction from memory


 - Equal <- R[rs] == R[rt] // Calculate the branch condition
 if (Equal == 1) // Calculate the next instruction's address
 - PC <- PC + 4 + (SignExt(imm16) << 2)
 - PC <- PC + 4


condition and branch target

· Branches compute TWO things: branch

What is this?

ECE437, Fall 2016 © Vijaykumar





Summary

- For a given instruction
 - Describe operation in RTL
 - Use ALUs, Registers, Memory, adders to achieve read. functionality
- To add instructions
 - Rinse and repeat; Reuse components via muxes
 - Not all blocks are used by all instrs so you need to ensure unused blocks don't interfere
- · Controls : next
 - Selection controls for muxes
 - ALU controls for ALU ops
 - Register address controls
 - Write enables for registers/memory

ECE437, Fall 2016 © Vijaykumar

(37)


Exercise

- Add jump instruction to single cycle datapath
 - j Addr
 - RTL
 - PC <- (PC+4)[31:28] // Addr // 00

J-type op target address jump

· See worksheet #1


ECE437, Fall 2016 © Vijaykumar (38





Exercise


- See worksheet (Fig 4.15)
- · Highlight active datapath for
 - Add
 - Beg
 - Sw
 - Lw


ECE437, Fall 2016 © Vijaykumar (40)





























Control Logic


- · Logic must generate appropriate signals for all instructions
- Summary slide (previous)
 - A way of representing the truth table
- Till now: Instr → signal, next: transpose
 - First: Equations in terms of opcodes
 - Next: Equations in terms of instruction bits


ECE437, Fall 2016 © Vijaykumar


Controls: Logic equations • PCSrc <= if (OP == BEQ) then Equal else 0 <=if (OP == "R-type") then "regB" elseif (OP == BEQ) then regB, else "imm" ALUsrc <= if (OP == "R-type") then **funct** elseif (OP == ORi) then "OR" elseif (OP == BEQ) then "sub" else "add" ALUOp MemWr MemtoRea RegWr: RegDst: ECE437, Fall 2016 © Vijaykumar


Controls: Logic equations PCSrc <= if (OP == BEQ) then EQUAL else 0 <= if (OP == "R-type") then "regB" elseif (OP == BEQ) then regB, else "imm" <= if (OP == "R-type") then **funct** elseif (OP == ORi) then "OR" elseif (OP == BEQ) then "sub" else "add" ALUOp ExtOp <= if (OP == ORi) then "zeroext" else "signext" <= (OP == Store) MemWr MemtoReg <= (OP == Load) • RegWr: \leftarrow if ((OP == Store) || (OP == BEQ)) then 0 else 1 <= if ((OP == Load) || (OP == ORi)) then 0 else 1 RegDst: ECE437, Fall 2016 © Vijaykumar (55)


Truth Table summary										
		10 0000								
Appendix	B op	00 0000	00 0000	00 1101		10 1011	00 0100	00 0010		
_		add	sub	ori	lw	sw	beq	jump		
_	RegDst	1	1	0	0	x	x	x		
	ALUSrc	0	0	1	1	1	0	x		
	MemtoReg	0	0	0	1	x	x	x		
	RegWrite	1	1	1	1	0	0	0		
	MemWrite	0	0	0	0	1	0	0		
	PCSrc	0	0	0	0	0	1	0		
	Jump	0	0	0	0	0	0	1		
	ExtOp	x	X	0	1	1	1	x		
	ALUOp<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx		
	31 26	2	1	16	11	6		0		
R-type	е ор	rs	rt	r	ď	shamt	func	t add	, sub	
I-type	I-type op		rt	immediate			ori,	lw, sw, beq		
J-typ	target address jur				p					
ECE437, Fall 2016 © Vijaykumar (56)										



































Notion of Performance

- We need to understand "performance" better because in the rest of course we will improve the performance of our processor
- To understand performance we will go to chapter 1b (1.4 onwards) before returning to chapter 4b (4.5 onwards)

ECE437, Fall 2016 © Vijaykumar (7

(70)