


XME0712 Block Diagram



REV	DATE	PAGES	DESCRIPTION
1.0	1/30/2019	All	Rev 1.0 Release
1.1	5/30/2019	All	Rev 1.1 Release
2.0	5/14/2020	All	Rev 3.0 Release
3.0	7/28/2022	All	Rev 3.0 Release



PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	BANK0, QSPI
3	BANK13, BANK14
4	BANK15, BANK16
5	BANK34, BANK35
6	BANK216
7	FPGA Power, GND
8	DDR3 RAM
9	ETH0
10	B2B Connector: JM1, JM2
11	B2B Connector: JM3
12	Power
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	


Copyright 2018, MicroPhase Inc. All Rights Reserved.

This Material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any mean without the prior written permission of MicroPhase Inc.





MicroPhase MicroPhase Inc. www.microphase.cn	
Title Block Diagram	
Size B	Document Number XME0712 Schematic
Date: Wednesday, September 21, 2022	Sheet 1 of 12





 MicroPhase Inc. www.microphase.cn			
Title			
BANK0, QSPI			
Size	Document Number		Rev
	XME0712 Schematic		3.0
Date:	Wednesday, September 21, 2022		Sheet 2 of 12


VCCIO13 USE 3.3V




XC7A100TFFG484




XC7A100TFFG484











XC7A100TFFGG484




XC7A100TFFGG484









Vref = 0.8V, VOUT = 1.0V






Vref = 0.8V, VOUT = 1.2V













Mount.Hole 3.2mm




Vref = 0.6V, VOUT = 1.0V




Vref = 0.8V, VOUT = 1.8V

DDRL Check DDR PN and Price



Vref = 0.8V, VOUT = 1.5V



Vref = 0.8V, VOUT = 3.3V