











SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B

SLRS021D - DECEMBER 1967-REVISED JANUARY 2017

# SN5545xB, SN7545xB Dual-Peripheral Drivers for High-Current, High-Speed Switching

#### **Features**

- Characterized for Use to 300 mA
- High-Voltage Outputs up to 30 V
- No Output Latch-Up at 20 V (After Conducting 300 mA)
- **High-Speed Switching**
- **Open-Collector Outputs**
- Circuit Flexibility for Varied Applications
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages

### **Applications**

- **High-Speed Logic Buffers**
- **Power Drivers**
- Lamp Drivers
- **LED Drivers**
- Line Drivers
- **Memory Drivers**

### 3 Description

The SN5545xB and SN7545xB devices are dualperipheral drivers designed for use in systems that employ TTL logic. This family is functionally interchangeable with and replaces the SN75450 and the SN75450A family manufactured previously. The speed of the devices is equal to that of the SN75450 family, and the parts are designed to ensure freedom from latch-up. Diodeclamped inputs simplify circuit design.

SNx5451B. SNx5452B, SNx5453B, SNx5454B devices are dual peripheral AND, NAND, OR, and NOR drivers, respectively (assuming positive logic), with the output of the logic gates internally connected to the bases of the npn output transistors.


The SN5545xB drivers are characterized for operation over the full military range of -55°C to 125°C. The SN7545xB drivers are characterized for operation from 0°C to 70°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN7545xBP	PDIP (8)	9.81 mm × 6.35 mm
SN7545xBD	SOIC (8)	4.90 mm × 3.90 mm
SN7545xBPS	SO (8)	6.20 mm x 5.30 mm
SN5545xBJG	CDIP (8)	9.60 mm × 6.67 mm
SN5545xBFK	LCCC (20)	8.89 mm × 8.89 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

#### SN75451B Logic Diagram



Copyright © 2016 Texas Instruments Incorporated



Table of Conten	ts
-----------------	----

1	Features 1	9.3 Feature Description	10
2	Applications 1	9.4 Device Functional Modes	10
3	Description 1	10 Application and Implementation	13
4	Revision History2	10.1 Application Information	. 13
5	Device Comparison Table	10.2 Typical Application	13
6	Pin Configuration and Functions	11 Power Supply Recommendations	14
7	Specifications4	12 Layout	14
′	7.1 Absolute Maximum Ratings	12.1 Layout Guidelines	
	7.2 Recommended Operating Conditions	12.2 Layout Example	14
	7.3 Thermal Information	13 Device and Documentation Support	15
	7.4 Electrical Characteristics 5	13.1 Related Links	
	7.5 Switching Characteristics, V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C 5	13.2 Receiving Notification of Documentation Updates	15
	7.6 Dissipation Ratings	13.3 Community Resources	15
	7.7 Typical Characteristics	13.4 Trademarks	
8	Parameter Measurement Information	13.5 Electrostatic Discharge Caution	15
9		13.6 Glossary	15
9	Detailed Description         9           9.1 Overview         9	14 Mechanical, Packaging, and Orderable	
		Information	15
	9.2 Functional Block Diagrams9		
			-

## 4 Revision History


CI	hanges from Revision C (May 2016) to Revision D	Page
•	Replaced image SN75451B Logic Diagram	1
CI	hanges from Revision B (January 1999) to Revision C	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1




## 5 Device Comparison Table

DEVICE	LOGIC OF COMPLETE CIRCUIT	OPERATING FREE AIR TEMPERATURE RANGE
SN55451B	AND	−55°C to 125°C
SN55452B	NAND	−55°C to 125°C
SN55453B	OR	−55°C to 125°C
SN55454B	NOR	−55°C to 125°C
SN75451B	AND	0°C to 70°C
SN75452B	NAND	0°C to 70°C
SN75453B	OR	0°C to 70°C
SN75454B	NOR	0°C to 70°C

## 6 Pin Configuration and Functions





NC - No internal connection

### **Pin Functions**

	PIN				
NAME	CDIP, SOIC, PDIP, SO	LCCC	I/O	DESCRIPTION	
1A	1	2	ı	Channel 1 Logic Input A	
1B	2	5	ı	Channel 1 Logic Input B	
1Y	3	7	0	Channel 1 Driver	
2A	6	15	I	Channel 2 Logic Input A	
2B	7	17	I	Channel 2 Logic Input B	
2Y	5	12	0	Channel 2 Driver	
GND	4	10	_	Ground	
NC	_	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	_	No Internal Connection	
VCC	8	20	_	Supply Voltage	



### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage, (see <sup>(2)</sup> )			7	V
VI	Input voltage			5.5	V
	Inter-emitter voltage (see Note (3))			5.5	V
Vo	Off-state output voltage			30	V
I <sub>OK</sub>	Continuous collector or output current, (see Note (4))			400	mA
	Peak collector or output current, II (tw ≤ 10 ms, duty cycle ≤ 50%,	see Note (5))		500	mA
	Continuous total power dissipation			See Dissipation Ratings	
т	Operating free six temperature	SN5545xB	<b>-</b> 55	125	°C
T <sub>A</sub>	Operating free-air temperature	SN7545xB	0	70	
	Case temperature for 60 seconds	SN5545xB FK package		260	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	SN5545xB JG package		100	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	SN7545xB D or P package		260	°C
$T_{J}$	Operating virtual junction temperature	•		150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) Voltage values are with respect to network GND, unless otherwise specified.
- (3) This is the voltage between two emitters of a multiple-emitter transistor.
- (4) This value applies when the base-emitter resistance (RBE) is equal to or less than 500  $\Omega$ .
- (5) Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.

#### 7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
M	Cumply voltage	SN5545xB	4.5	5	5.5	
V <sub>CC</sub> Supply voltage		SN7545xB	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
T Constitution for a single-constitution		SN5545xB	-50		125	°C
T <sub>A</sub>	Operating free-air temperature	SN7545xB	0		70	

#### 7.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		D (SOIC)	P (PDIP)	PS (SO)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	122.2	63.7	119.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.4	53.6	71.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.4	40.8	68.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.2	31.1	31.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	62.0	40.8	67.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback



#### 7.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = -12 \text{ mA}$			-1.2	-1.5	V
		$V_{CC}$ = MIN, $V_{IL}$ = 0.8 V, IOL = 100 mA	SN5545xB		0.25	0.5	
V <sub>a</sub> .	Lave lavel autout valtage		SN7545xB		0.25	0.4	V
$V_{OL}$	Low-level output voltage	$V_{CC} = MIN, V_{IL} = 0.8 \text{ V}, IOL =$	SN5545xB		0.5	0.8	V
		300 mA	SN7545xB		0.5	0.7	
	Lligh lovel output ourrent	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, VOH =	SN5545xB			300	
I <sub>OH</sub>	High-level output current	30 V	SN7545xB			100	μΑ
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V				1	mA
I <sub>IH</sub>	High-level input current	$V_{CC} = MAX, V_I = 2.4 V$				40	μΑ
I <sub>IL</sub>	Low-level input current	$V_{CC} = MAX, V_I = 0.4 V$			-1	-1.6	mA
		\/ MAY \/ 5\/	SNx5451B		7	11	
	Cupply current cutputs high	$V_{CC} = MAX, V_I = 5 V$	SNx5453B		8	11	
I <sub>CCH</sub>	Supply current, outputs high	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	SNx5452B		11	14	mA
		$V_{CC} = MAX, V_I = 0 V$	SNx5454B		13	17	
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	SNx5451B		52	65	mA
	Complex assument assigned lass	$V_{CC} = MAX, V_I = 0 V$	SNx5453B		54	68	
I <sub>CCL</sub>	Supply current, outputs low	\/ MAY \/ E \/	SNx5452B		56	71	
		$V_{CC} = MAX, V_I = 5 V$	SNx5454B		61	79	

## 7.5 Switching Characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Propagation delay time, low-to-high-	$I_0 \approx 200 \text{ mA}, C_1 = 15 \text{ pF},$	SNx5451B, SNx5453B		18	25	
t <sub>PLH</sub> level output	$R_L = 50 \Omega$ , L See Figure 2	SNx5452B		26	35		
			SNx5454B		27	35	
	Propagation delay time, high-to-low-	I <sub>O</sub> ≈ 200 mA, C <sub>L</sub> = 15 pF,	SNx5451B, SNx5453B		18	25	ns
t <sub>PHL</sub>	level output	$R_L = 50 \Omega$ , L See Figure 2	SNx5452B, SNx5454B		24	35	115
tTLH	Transition time, low-to-high-level output	$I_O \approx 200$ mA, $C_L = 15$ pF, $R_L = 50 \Omega$ , L See Figure 2			5	8	
t <sub>THL</sub>	Transition time, high-to-low-level output	$I_O \approx 200$ mA, $C_L = 15$ pF, $R_L = 50 \Omega$ , L See Figure 2			7	12	
V	High level output voltage after	VS = 20 V, IO 9 300 mA,	SN5545xB		$V_{S} - 6.5$		mV
V <sub>OH</sub>	switching	See Figure 2	SN7545xB	$V_S-6.5$			IIIV

<sup>(1)</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


### 7.6 Dissipation Ratings

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464	_
FK	1375 mW	11.0 mW/°C	880	275 mW
JG	1050 mW	8.4 mW/°C	672	210 mW
Р	1000 mW	8.0 mW/°C	640	_

<sup>(2)</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .




### 7.7 Typical Characteristics



NOTE A: These parameters must be measured using pulse techniques,  $t_{\text{W}}$  = 300  $\mu \text{s},$  duty cycle  $\leq 2\%.$ 

Figure 1. Transistor Collector-Emitter Saturation Voltage vs Collector Current

#### 8 Parameter Measurement Information




- A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, ZO = 50  $\Omega$ .
- B. CL includes probe and jig capacitance.

Figure 2. Test Circuit, Complete Drivers




### **Parameter Measurement Information (continued)**



- A. The pulse generator has the following characteristics: PRR  $\leq$  1 MHz, ZO = 50  $\Omega$ .
- B. CL includes probe and jig capacitance.

Figure 3. Waveforms, Complete Drivers




- A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz, ZO = 50  $\Omega$ .
- B. CL includes probe and jig capacitance.

Figure 4. Test Circuit for Latch-Up Test of Complete Drivers



### **Parameter Measurement Information (continued)**



- A. The pulse generator has the following characteristics: PRR  $\leq$  12.5 kHz, ZO = 50  $\Omega$ .
- B. CL includes probe and jig capacitance.

Figure 5. Voltage Waveforms for Latch-Up Test of Complete Drivers




### 9 Detailed Description

#### 9.1 Overview


The SN7545xB and SN5545xB devices provide dual-output drivers with AND, NAND, NOR, or OR logic inputs. If each logic input is set to the appropriate voltage level, then the output driver will turn on, pulling the driver to ground and allowing current to flow.

### 9.2 Functional Block Diagrams




Copyright © 2016 Texas Instruments Incorporated

Figure 6. SNx5451B Logic Diagram (Positive Logic)



Copyright © 2016 Texas Instruments Incorporated

Figure 7. SNx5452B Logic Diagram (Positive Logic)




Copyright © 2016 Texas Instruments Incorporated

Figure 8. SNx5453B Logic Diagram (Positive Logic)



### **Functional Block Diagrams (continued)**



Copyright © 2016 Texas Instruments Incorporated

Figure 9. SNx5454B Logic Diagram (Positive Logic)

### 9.3 Feature Description

The SNx5451B devices allow for high current driving up to 300 mA. This family of devices have AND, NAND, OR, or NOR input logic gates to allow for a wide variety of applications. The SN7545xB devices are rated for a commercial temperature range of 0°C to 70°C, and the SN5545xB devices are rated for a military temperature range of –65°C to 125°C.

#### 9.4 Device Functional Modes

Table 1, Table 2, Table 3, and Table 4 list the functional modes of the SNx545xB.




Figure 10. SNx5451B Logic Symbol

Table 1. SNx5451B Function Table

A	В	γ (1)
L	L	L (on state)
L	Н	L (on state)
Н	L	L (on state)
Н	Н	H (off state)

(1) Positive logic:  $Y = AB \text{ or } NOT(\overline{A} + \overline{B})$ 






Figure 11. SNx5452B Logic Symbol

Table 2. SNx5452B Function Table

Α	В	γ (1)
L	L	H (off state)
L	Н	H (off state)
Н	L	H (off state)
Н	Н	L (on state)

(1) Positive logic:  $Y = \overline{AB}$  or  $\overline{A} + \overline{B}$ 




Figure 12. SNx5453B Logic Symbol

Table 3. SNx5453B Function Table

Α	В	Υ (1)
L	L	L (on state)
L	Н	H (off state)
Н	L	H (off state)
Н	Н	H (off state)

(1) Positive logic:  $Y = AB \text{ or } NOT(\overline{A} + \overline{B})$ 




Figure 13. SNx5454B Logic Symbol

Table 4. SNx5454B Function Table

Α	В	γ (1)
L	L	H (off state)
L	Н	L (on state)
Н	L	L (on state)
Н	Н	L (on state)

(1) Positive logic:  $Y = \overline{A+B}$  or  $\overline{A} \overline{B}$ 





A HΩ 1.6 KΩ 130Ω YCCC 1.6 KΩ 130Ω YCCC 1.6 KΩ TO THE STATE OF THE STA

Figure 14. SNx5451B Schematic (Each Driver)




Figure 16. SNx5453B Schematic (Each Driver)

Figure 15. SNx5452B Schematic (Each Driver)




Figure 17. SNx5454B Schematic (Each Driver)



## 10 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

Typically the SN75451B device drives a high-voltage or high-current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of the SN75451B device, driving an LED using one channel and a high voltage peripheral using the other. In this configuration, the LED will turn on whenever the high voltage peripheral is on.

### 10.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 18. SN75451B Driving an LED and a High Voltage Peripheral

#### 10.2.1 Design Requirements

Each of the inputs to the logic gate should never float. If one of the inputs is floating, then the logic gate could be in an unknown state. Be sure to connect ground or  $V_{CC}$  to any unused input channels.


#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in Recommended Operating Conditions.
  - The input voltage must not exceed the V<sub>I</sub> specified in Absolute Maximum Ratings.
- 2. Recommended Output Conditions:
  - It is recommended that the load current not exceed 300 mA.
  - The load current must never exceed the I<sub>OK</sub> noted in Absolute Maximum Ratings.



### **Typical Application (continued)**

#### 10.2.3 Application Curves



### 11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*. The V<sub>CC</sub> pin should have a bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is suitable for this device.

### 12 Layout

### 12.1 Layout Guidelines

Thin traces can be used on the input due to the low-current logic that is used to drive the SNx545xB devices. Take care to separate the input channels to eliminate crosstalk. These traces are recommended for the output to be able to drive high currents. Be sure to connect ground or  $V_{CC}$  to any unused input channels, and use a bypass capacitor on the  $V_{CC}$  pin to prevent any power glitches.

### 12.2 Layout Example




Figure 21. SN75451BD Layout



## 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN55451B	Click here	Click here	Click here	Click here	Click here
SN55452B	Click here	Click here	Click here	Click here	Click here
SN55453B	Click here	Click here	Click here	Click here	Click here
SN55454B	Click here	Click here	Click here	Click here	Click here
SN75451B	Click here	Click here	Click here	Click here	Click here
SN75452B	Click here	Click here	Click here	Click here	Click here
SN75453B	Click here	Click here	Click here	Click here	Click here
SN75454B	Click here	Click here	Click here	Click here	Click here

### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 31-Jan-2024

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9563301Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9563301Q2A SNJ55 453BFK	Samples
5962-9563301QPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9563301QPA SNJ55453B	Samples
77049012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77049012A SNJ55 452BFK	Samples
7704901PA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704901PA SNJ55452B	Samples
77049022A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77049022A SNJ55 451BFK	Samples
7704902PA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704902PA SNJ55451B	Samples
JM38510/12902BPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12902BPA	Samples
JM38510/12903BPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12903BPA	Samples
JM38510/12905BPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12905BPA	Samples
M38510/12902BPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12902BPA	Samples
M38510/12903BPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12903BPA	Samples
M38510/12905BPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12905BPA	Samples
SN55451BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55451BJG	Samples
SN55452BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55452BJG	Samples
SN55453BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55453BJG	Samples





31-Jan-2024 www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN55454BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55454BJG	Samples
SN75451BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75451B	Samples
SN75451BDE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75451B	Samples
SN75451BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75451B	Samples
SN75451BDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75451B	Samples
SN75451BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75451B	Samples
SN75451BP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75451BP	Samples
SN75451BPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75451BP	Samples
SN75451BPS	ACTIVE	SO	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		A451B	Samples
SN75451BPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A451B	Samples
SN75452BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75452B	Samples
SN75452BDE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75452B	Samples
SN75452BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75452B	Samples
SN75452BDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75452B	Samples
SN75452BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75452B	Samples
SN75452BP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75452BP	Samples
SN75452BPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75452BP	Samples
SN75452BPS	ACTIVE	SO	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		A452B	Samples
SN75452BPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A452B	Samples
SN75452BPSRG4	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A452B	Samples
SN75453BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75453B	Samples





31-Jan-2024 www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75453BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75453B	Samples
SN75453BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75453B	Samples
SN75453BP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75453BP	Samples
SN75453BPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75453BP	Samples
SN75453BPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A453B	Samples
SN75454BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75454B	Samples
SN75454BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75454B	Samples
SN75454BP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75454BP	Samples
SN75454BPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75454BP	Samples
SN75454BPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A454B	Samples
SNJ55451BFK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77049022A SNJ55 451BFK	Samples
SNJ55451BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704902PA SNJ55451B	Samples
SNJ55452BFK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77049012A SNJ55 452BFK	Samples
SNJ55452BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704901PA SNJ55452B	Samples
SNJ55453BFK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9563301Q2A SNJ55 453BFK	Samples
SNJ55453BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9563301QPA SNJ55453B	Samples
SNJ55454BJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ55 454BJG	Samples

## PACKAGE OPTION ADDENDUM

www.ti.com 31-Jan-2024

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55451B, SN55452B, SN55453B, SN55454B, SN75451B, SN75452B, SN75453B, SN75454B:

Catalog: SN75451B, SN75452B, SN75453B, SN75454B

Military: SN55451B, SN55452B, SN55453B, SN55454B

NOTE: Qualified Version Definitions:



## **PACKAGE OPTION ADDENDUM**

www.ti.com 31-Jan-2024

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 12-Nov-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75451BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75451BPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75452BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75452BPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75453BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75453BPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75454BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75454BPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1



www.ti.com 12-Nov-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75451BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75451BPSR	SO	PS	8	2000	356.0	356.0	35.0
SN75452BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75452BPSR	SO	PS	8	2000	356.0	356.0	35.0
SN75453BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75453BPSR	SO	PS	8	2000	356.0	356.0	35.0
SN75454BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75454BPSR	SO	PS	8	2000	356.0	356.0	35.0



www.ti.com 12-Nov-2023

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9563301Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
77049012A	FK	LCCC	20	55	506.98	12.06	2030	NA
77049022A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN75451BD	D	SOIC	8	75	507	8	3940	4.32
SN75451BDE4	D	SOIC	8	75	507	8	3940	4.32
SN75451BP	Р	PDIP	8	50	506	13.97	11230	4.32
SN75451BPE4	Р	PDIP	8	50	506	13.97	11230	4.32
SN75451BPS	PS	SOP	8	80	530	10.5	4000	4.1
SN75452BD	D	SOIC	8	75	507	8	3940	4.32
SN75452BDE4	D	SOIC	8	75	507	8	3940	4.32
SN75452BP	Р	PDIP	8	50	506	13.97	11230	4.32
SN75452BPE4	Р	PDIP	8	50	506	13.97	11230	4.32
SN75452BPS	PS	SOP	8	80	530	10.5	4000	4.1
SN75453BD	D	SOIC	8	75	507	8	3940	4.32
SN75453BP	Р	PDIP	8	50	506	13.97	11230	4.32
SN75453BPE4	Р	PDIP	8	50	506	13.97	11230	4.32
SN75454BD	D	SOIC	8	75	507	8	3940	4.32
SN75454BP	Р	PDIP	8	50	506	13.97	11230	4.32
SN75454BPE4	Р	PDIP	8	50	506	13.97	11230	4.32
SNJ55451BFK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ55452BFK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ55453BFK	FK	LCCC	20	55	506.98	12.06	2030	NA

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## PS (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



CERAMIC DUAL IN-LINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This package can be hermetically sealed with a ceramic lid using glass frit.

- 4. Index point is provided on cap for terminal identification. 5. Falls within MIL STD 1835 GDIP1-T8



CERAMIC DUAL IN-LINE PACKAGE



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated