
# Model Name: SOM-DB5830

01	COVER	
02	Block Diagram	
03	Power Map	
04	COMe R3.0 Type6 RAW A/B	
05	COMe R3.0 Type6 RAW C/D	
06	LAN0/USB 3.1 Port 0-1	
07	USB3.1 Port 2-3	
08	USB3.1 Redriver Port 0-1	
09	USB3.1 Redriver Port 2-3	
10	USB2.0 Port 4-7	
11	BIOS socket/SATA/RTC	
12	HD Audio Codec ALC888	
13	PCIe X4 Slot 1-2	
14	PCI Express X16 Slot	
15	Clock Buffer PCI-E/PCI	
16	VGA	
17	LVDS Connector	
18	HDMI Conn. DDI3	
19	DP Conn. DDI port 1-2	
20	SYS FAN / SMART FAN	
21	GPIO/SMBus/I2C/MicroSD/BZ	
22	BIOS / eSPI selection	
23	Port 80/ LPC PH / TPM	

24	COM Port 1-2 / CAN
25	LED/SCREW/PROBE/BTN/PCB
26	ATX power / +V5_DUAL
27	DC IN / +V3.3_DUAL
28	RAPID SHUTDOWN
29	Revision History






Table 57: PCIe Connector Power and Bulk Decoupling Requirements

Power Rail	PCle x1, x4 or x8 Connector	PCIe x16 Connector
VCC_12V	2.1A @ 1000uF bulk	5.5A @ 2000uF bulk
VCC_3V3	3.0A @ 1000uF bulk	3.0A @ 1000uF bulk
VCC_3V3_SB	375mA @ 150uF bulk	375mA @ 150uF bulk

Table 7.2: Input Power - Pin-Out Type 6/7 Modules (Dual Connector, 440 pins)

Power Rail	Module Pin Current Capability (Amps)	Nominal Input	Input Range	Derated Input	Max Input Ripple	Max Module Input Power (w. derated input)	Assumed Conversion Efficiency	Max Load Power
	(,,,,,,,,,	(Volts)	(Volts)	(Volts)	(mV)	(Watts)		(Watts)
VCC_12V	12	12	11.4 - 12.6	11.4	+/-100	137	85%	116
VCC_5V_SBY	2	5	4.75 - 5.25	4.75	+/-50	9		
VCC_RTC	0.5	3	2 0 - 3.3		+/-20			

ATX12V Power Supply Design Guide

Table 4. Typical Power Distribution for a 300 W ATX12V Configuration


Output	Min. Current (amps)	Max. Current (amps)	Peak Current (amps)
+12 V1DC(1, 2)	1.0	8.0	10.0
+12 V2DC(1, 2)	1.0	14.0	
+5 VDC	0.3	20.0	
+3.3 VDC	0.5	20.0	
-12 VDC	0.0	0.3	
+5 VSB	0.0	2.0	2.5

Note: Total combined output of 3.3 V and 5 V is  $\leq$  120 W


Peak currents may last up to 17 seconds with not more than one occurrence per minute

(i) 12V1DC and 12V2DC should have separate current limit circuits to meet 240VA safety requirements.

(\*12V1DC and 12V2DC should have separate current limit circuits to meet 240VA safety (\*2) 12V2 supports processor power requirements and must have a separate current limit





LVDS PWR




ADVANTECH


LVDS INVERTER







## LAN0 RJ-45 (w/ USB3.1 x2)










d
activity detected
vity detected
BN BN









## USB3.1 Gen2 / USB2.0



ALUI-2 Reserve Common Mode Choke co-layout for USB3.1 RX Port0/1 sign

## USB3.1 x2







Reserve Common Mode Choke co-layout for USB3.1 RX Port2/3 signal.


### A101-1 170915 After ON Semi. review, ESD should work OK, but will limit bandwidth due to loss.

### Layout Note: ESD net 可以為了順線修改 Net 順序



## **USB3.1 Connector Port 2-3**





A101-2 Change USB20 port 2/3 Common Mode Choke from 1212003587-01 to 1212001302.



### +V3.3\_U3RDV1 @ 130mA (10.4mils) +V3.3 DUAL USB3.1 Gen2 Redriver for RJ45 + USB3.1 x2 Port 0-1 B16 120 100MHz close to pin 30 close to pin 13 close to pin 5 close to pin 22 +V3.3 U3RDV1 A101-3 20181003 Change re-driver USB3.1 port 0/1. From PCH USB\_C\_SSTX1- [6] To PCH To PCH From Device +V3.3 U3RDV1 From PCH D\_RX To PCH 85 To PCH HW Strap table for equalization and flat gain +V3.3\_U3RDV10-From Device DC Input Setting "L" Input pin connected to GND A101-1 20170915 After ON Semi, review result, Change from 220nF to 330nF. A "68k ohm" must be applied DC Input Setting "R" between pin and GND DC Input Setting "F" Input pin is left floating DC Input Setting "H" Input pin connected to VCC ON\_NB7NPQ7041MMUTXG CAD Note: Internal pull-up 100k ohm and pull-down 200k ohm Layout note: Resistors place together TYPICAL APPLICATION +V3.3\_U3RDV1 May 3 PADs sharing NB7NPQ7041M Table 2. CONTROL PIN EFFECTS (Typical Values) Channel A Channel B USB 3.1 USB 3.1 Controlle Channel C Channel D Setting # CTRL A1/C1 CTRL A0/C0 CTRL B1 / D1 CTRL B0 / D0 Equalization (dB) Flat Gain (dB) Jump 0402 8 USB 3.1 USB 3.1 Controlle R 3 +V3.3\_U3RDV1 4 10 Figure 5. USB 3.1 Host Side NB7NPQ7041M Typical Application 11 (Default) \*330nF capacitors on B RX and D RX are recommended, but not necessary in all cases. 12 -1 13 CTRL\_A1 CTRL\_A0 Jump 0402 14 H 15 Table 7. LVCMOS CONTROL PIN CHARACTERISTICS 4-State LVCMOS Inputs (CTRL A0, CTRL A1, CTRL B0, CTRL B1 Test Conditions Min Typ Max Unit DC Input Setting "L TRL B1 put pin is left floating DC Input Setting "I CTRL\_BC DC Input Setting "H" CTRL\_C Internal pull-up resistance CTRL C 200 Internal pull-down resistance External Resistor for input setting "R

**ADVANTECH** 

USB3.1 Redriver Port 0-1

CTRL\_D0

CTRL\_D1

Figure 1, Logic Diagram of NB7NPQ7041M

#### +V3.3\_U3RDV2 @ 130mA (10.4mils) USB3.1 Gen2 Redriver for USB3.1 x2 Port 2-3 +V3.3\_DUAL close to pin 30 close to pin 13 close to pin 5 close to pin 22 +V3.3\_U3RDV2 A101-3 20181003 Change re-driver USB3.1 port 2/3. From PCH To PCH From Device → +V3.3 U3RDV2 From PCH To PCH 23 to 4 to 6 to 5 HW Strap table for equalization and flat gain +V3.3 U3RDV20-From Device DC Input Setting "L" Input pin connected to GND A "68k ohm" must be applied between pin and GND 200K 1%\_1/16W DC Input Setting "R" DC Input Setting "F" Input pin is left floating DC Input Setting "H" Input pin connected to VCC ON\_NB7NPQ7041MMUTXG CAD Note: Internal pull-up 100k ohm and pull-down 200k ohm. Layout note: Resistors place together TYPICAL APPLICATION +V3.3\_U3RDV2 May 3 PADs sharing NB7NPQ7041M Table 2. CONTROL PIN EFFECTS (Typical Values) Channel A Channel B Channel C Channel D USB 3.1 FG Flat Gain USB 3.1 Controller Setting # EQ CTRL A1/C1 CTRL\_A0/C0 CTRL B1/D1 CTRL B0/D0 Equalize 4 dB -1 dB -1 dB 2 5 dB R574 R575 R576 R573 -1 dB 6 dB Jumper 0402 -1 dB 4 8 dB -1 dB 5 R R 9 dB USB 3.1 USB 3.1 R 3 dB 1 dB +V3.3\_U3RDV2 7 R R 4 dB 1 dB 5 dB 1 dB 9 6 dB 1 dB Jumpe 0402 7 dB 1 dB 10 R F R 11 (Default) 8 dB -2 dB Figure 5. USB 3.1 Host Side NB7NPQ7041M Typical Application pacitors on B RX and D RX are recommended, but not necessary in all cases 12 5 dB -2 dB R578 B577 -2 dB 13 Н 7 dB




14

-2 dB


9 dB


Jumpe 0402



USB3.1 Redriver Port 2-3 SOM-DB5830


## USB2.0 Port 4-5 PWR










# **USB2.0 Port 6-7 PWR**











## **USB2.0 Port 4-7**




































ESPI selection / BIOS selection


For COM.0 R3, the Module Carrier based BIOS options have been expanded to support eSPI devices. A third pin that affects the BIOS location, named  $ESPI\_EN\#$ , works in conjunction with BIOS DIS1# and BIOS DIS0# to define the BIOS boot path.





- 1. The Carrier shall leave the ESPI\_EN# unconnected on the Carrier for LPC operation.
- 2. The Carrier shall tie ESPI\_EN# to GND for eSPI operation.





ADVANTECH **BIOS / eSPI selection** Document Number Size Rev **SOM-DB5830 A1** Monday, October 22, 2018
































SOM-DB5830



### SOM-DB5830 A1 01-1 PCB:19A6583000-01, 96 BOM:96965830000 Date: 2017/10/13

### SOM-DB5830 A1 01-2 PCB:19A6583001-01, 96 BOM:96965830000 Date: 2018/03/26

PG21: R519 need to mount for BUZZER function.

PG20: Change SMART FAN1 from 1655004909-01 to 1655004347 for common part.

PG27: Add C1142 & C1165 for +VIN low voltage power ripple.

PG17: Change component at PG17 for LVDS sequence.

PG18: Correct name error from SW HMDI EQ1 to SW HDMI EQ1.

PG04: change J1 from 1653006504-01 to 1653002200 for duplicated part.

PG20: Update SMART FAN1 PIN4 FANPWM schematic.

PG20: Change C202 from 0.1uF to 0.01uF for FANTACH waveform abnormal.

PG24: Update COM1 of Q28 schematic for connect mistake.

PG24: Change R475 to 2k and R481 to 1k for CAN\_TX waveform abnormal.

PG11: Change SATA1~SATA4 from 1654005955 to 1654013393-01 for DFM request.

PG11: Update schematic for two SPI BIOS ROM support.

PG11: Add J3(1-2) jumper for two SPI BIOS ROM support.

PG21: Add SD\_PWR\_EN to CN1 PIN A86 to control SD CONN PWR.

PG26: Add schematic for TYPE2# & TYPE0# select.

PG15: Swap U7 SMB M CLK and SMB M DAT for connect mistake.

PG17: Change R2033 from +V3.3 to +V5 DUAL for +VLVDS PANEL PWR discharge.

PG17: Change R2034 from 1.2Kohm to 52.3ohm for +VLVDS\_PANEL\_PWR discharge.

PG23: Change TPM(U19) from 1410028322-01(FW5.61) to 1410028322-11(FW5.62).

PG23: Change R459 from 33k to 4.7k for FAE recommend.

PG23: Change LPC\_PH1 from 1653007220 to 1653007270-01 for DFM request.

PG17: Reserve cap at LVDS signals for SI and remove Common Mode Choke.

PG09: Change HW Strap setting of equalization and flat gain for USB3.1 GEN2 TX.

PG21: Change Q27 from 1310390410-02 to 1310390410 for duplicated part.

PGXX: Change 2N7002 from 1315700214 to 1315700214-01 for part shortage issue.

PG06: Reserve Common Mode Choke co-layout for USB3.1 RX Port 0/1 signal.

PG07: Reserve Common Mode Choke co-layout for USB3.1 RX Port 2/3 signal.

PG10: Change USB20 port 4~7 Common Mode Choke from 1212003587-01 to 1212001302.

PG06: Change USB20 port 0/1 Common Mode Choke from 1212003587-01 to 1212001302.

PG07: Change USB20 port 2/3 Common Mode Choke from 1212003587-01 to 1212001302.

PG10: Change USB20 CONN USB2.0\_1 from 1654012279-01 to 1654009643.

PG29: Change C84/C85/C88/C89 from X7R 4.7uF 10% 10V SMD 0805 to X5R 4.7uF 10% 25V SMD 0603 for capacitance shortage issue.

PG17: Unmount C155 for LVDS sequence.

PG28: Change Q54 from 1315700210-04 to 1310006311-01 for clear CMOS issue.

## SOM-DB5830 A101-3 PCB:19A6583002-01, 96 BOM:96965830000 Date: 2018/10/03

PG6: Change re-driver USB3.1 port 0/1. PG7: Change re-driver USB3.1 port 2/3.

PG8: Change re-driver USB3.1 port 0/1.

PG9: Change re-driver USB3.1 port 2/3.

