

Problem 1

Solution: (i) `blt x6, x5, ELSE`
`addi x6, x6, -1`
`ELSE: addi x5, x5, 1`

(ii) `bge x6, x5, ELSE`
`addi x6, x0, 0`
`ELSE: addi x5, x0, 0`

Yinhong Qin

Page 1

netID: yq2021

Problem 2:

Solution: To swap 2 registers without using a third register, the assembly code is

		x5	x6
<code>add</code>	<code>x5, x5, x6</code>	//	<code>x5+x6</code>
		x6	
<code>sub</code>	<code>x6, x5, x6</code>	//	<code>x5+x6</code>
		x5	
<code>sub</code>	<code>x5, x5, x6</code>	//	<code>x6</code>
		x6	

The corresponding C code is:

`x5 = x5 + x6;`

`x6 = x5 - x6;`

`x5 = x5 - x6;`

Problem 3:

Solutions:

Yinhong Qin
yq2021
Page 2

3.1 "and" is a R-Type instruction:

The energy consumption for single-cycle design:

Access Instruction memory: 140 pJ

Read 2 registers: $70 \text{ pJ} \times 2 = 140 \text{ pJ}$

Write back to registers: 60 pJ

$$140 + 140 + 60 = 340 \text{ pJ}$$

Thus, the total energy consumption for a single-cycle design
"and" instruction is 340 pJ .

For a five-stage pipelined design:

3.2 "sw" is a S-Type instruction:

The energy consumptions are:

Access Instruction memory: 140 pJ

Read 2 registers: $70 \text{ pJ} \times 2 = 140 \text{ pJ}$

Write data memory: 120 pJ

$$140 + 140 + 120 = 400 \text{ pJ}$$

Thus the total energy required is 400 pJ

3.3 "beq" is a "SB-Type" instruction:

Yinhong Qin
Yq 2021
page 3

The total energy consumption is:

Access Instruction memory: 140 pJ

Read 2 registers: $2 \times 70 \text{ pJ} = 140 \text{ pJ}$

There is no Register write or Data memory write.

Thus the total energy required is $140 + 140 = 280 \text{ pJ}$

Problem 4:

Solution:

4.1 & 4.2

We need to use both bubbles and data forwarding here to resolve the data hazard here.

Original pipeline (we use EX-1 and EX-2 to express 2-cycles ALU)

add x1, x2, x3	IF	ID	EX-1	EX-2	MEM	WB
add x5, x4, x1		IF	ID	EX-1	EX-2	MEM WB

If we only use data forwarding, once the first "EX-2" give the result, the "EX-1" of 2nd instruction is done which is too late. Thus we also need a bubble / NOP between these 2 instructions.

Thus, we can have

	cc0	cc1	cc2	cc3	cc4	cc5	cc6	cc7	cc8
add x1, x2, x3	IF	ID	EX-1	EX-2	MEM	WB			
NOP									
add x5, x4, x1			IF	ID	EX-1	EX-2	MEM	WB	


forwarding

Problem 5: Solution:

Assume the multicycle processor has data forwarding unit and data hazard detection unit.

Yinhong Qin
Yq 2021
Page 4

The first few cycles are:



Thus, the total cycles this program needed is 17

the total number of instructions is: 16

Thus, the CPI is: $\frac{17}{16} = 1.0625$

Problem 6	Cycle1	Cycle2	Cycle3	Cycle4	Cycle5			
xor s1, s2, s3	IF	ID	EX	MEM	WB			
addi s0, s3, -4		IF	ID	EX	MEM	WB		
lw s3, 16(s1)			IF	ID	EX	MEM	WB	
sw s4, 20(s1)				IF	ID	EX	MEM	WB
or t2, s0, s1					IF	ID	EX	MEM WB

Problem 6 (continued)

Yinhong Qin
yq2021
Page 5

In the fifth cycle,


The instruction memory, register 57 are being read.

The register 53 is being written

Problem 7:

Solution:

7.1 If there is no data forwarding and hazard detection



Hazard 1: when "ld" access x13, its value hasn't been updated.
To resolve this, add 2 NOPs between "or" and "ld"

Hazard 2: when "add" accesses x11, its value hasn't been updated.
To resolve this, add 2 NOPs between "ld" and "add"

Hazard 3: when "subi" access x12, its value hasn't been updated.
To resolve this, add 2 NOPs between "add" and "subi"

7.2 Solution:

or x13, x12, x11
 ld x10, 0(x13)
 ld x11, 8(x13)
 add x12, x10, x11
 subi x13, x12, 16

Yinyang Qin
 Yq 2021
 Page 6

	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6	Cycle 7
1 or	IF	ID	EX	MEM	WB		
2 ld		IF	ID	EX	MEM	WB	
3 ld			IF	ID	EX	MEM	WB
4 add				IF	IF	ID	EX
5 subi				ID stall	IF	ID	EX

In cycle 4, Forward A = 10

In cycle 6, Forward B = 01

~~In cycle, Forward~~

Problem 8:

Solution:

	Instructions per program	CPI	Circuit Complexity
A	Decrease. Because this 3-operand ALU could combine 2 "add" into 1 instruction	Increase. May cause more hazards and increase the # of stalls	Increase Add 1 more ALU
B	No effect Do not affect the # of instructions	Increase. Because there are more stalls happens in this only ALU.	Decrease Only need 1 ALU
C	No effect Will not influence the # of instructions	No effect	Increase Need extra hardware to support 64 register