Instruction Yugi Mao page: 1 Fre quoncy clockcycle All ALV operations problem : 1 c 39+56)/2= 47.5% 1.0 3.5 (25+19)/2=22% Loads (14+7)/2=10.5% Stores 2.8 (4.0+20)/2=3.0 (15+15)/2 = 15% Branches 2.4 (7+3)/2 = 5% Jumps

average CPI

 $47.5\% \times 1.0 + 22\% \times 3.5 + 10.5\% \times 2.8 + 15\% \times 3.0 + 5\% \times 2.4$ = 0.475 + 0.77 + 0.294 + 0.45 + 0.12

= 2.109

Should be worked the speed from fust mode, its run time without enhancement page: 2
a crelevated project planning: 50% unaccelevated part and 50% accelevated port.

The accelevated port would take lo times as long, 500%. So the relative execution

Overall speedup:

The accelevated of the enhancement would be 50% t 500%. The relative execution

Overall speedup:

The accelevated of the enhancement would be 50% t 500%. The relative execution

Overall speedup:

The accelevated of the enhancement would be 50% t 500%. The relative execution

Overall speedup:

The accelevated of the enhancement would be 50% t 500%. The relative execution

Overall speedup:

The accelevated of the enhancement would be 50% t 500%. The relative execution

Overall speedup is the second of t

Use these figures in Amdahl's Law speedup overall x-speedup accelerated - speedup accelerated - speedup accelerated - speedup overall x-speedup accelerated - speedup overall x-speedup overall

3. (i) speedup = $\frac{1}{(1-0.4)+\frac{0.4}{2}} = 1.25$

(ii) speedup = 1.98.

(iii) speedup = 1.19

Yugi Mao exactly parallerum allows instructions are usued sequentially but the overall. page: 3 excetton overlaps, and throughput is higher. Single instruction finishes in problem : H a short clock cycle (ii) 7 8 9 10 11 5 6 IF MEM WB LJ) EX EX MEM WB IF ID LD EX MEM WB IF ID EX MEM WB IT ID EX MEM WIS a from the lw in MEM/WB register. (iii) 3 have a feel back path from this register to one input to data memory have a control signal select the appropriate input to data memory to support this lu-sw input combination 5 6 7 8 9 10 11 3 413 2 EX IF LD (LD) IF ID EX MEM WB IF ID EX MEM WB ID -- EX WAN MB Just the sub instruction before it the sub produces the only data consumed by IF ... ID EX MEN WB the add instruction.

5.

ci, If block size is larger.

Yuqi Mau Paye : 4 Problem 25

- Con: There will be fewer blacks and hence a higher potential for conflict misses

- Pro: Achieve better performance from spatial locality due to the larger block size

- Example: If we have a high degree of sequential duta accesses, this make more sense

If there are fewer elements per black and more blacks

- Con: We may be more subject to compalsory misses due to the smaller block size.

- Pro We may see tewer conflict misses bue to more unique mappings.

- Example: If we have more random memory accords, this makes more sense.

(ii) Given that the physical address is 20 bits long, and the tag is 11 bits, there are 9 bits left over for the index and offset.

Wen can determine the number of lits of offset as the problem states that:

1) late is word addressable and words are 8 bits long.

a Each block holds 16 bytes

As there are 8 bits Pl, each block holds 16 words, thus 4 bits of offset are needed. There are 5 bits left for the index. Thus, there are 2 (32) blocks in the cache.

Yugi Man J.Ciii) Yugi Mao We can calculate the number of bits for the offset first: problem: I There are 16 data words per black which implies that at least 4 bits are needed Because data is addressable to the I word, an additional bit bit of offset is needed I Thus the offset is 5 hts To calculate the index, we need to we the information given regarding the total capacity of the cache 0 2MB = 2" total bytes @ Use this infirmation to determine the total number of blocks in the cache_ 221 x(1/16)x(1/64) x(8/1) = 214 blacks. There are 24(16) blocks let. 214 x (1/24) = 210 sets. 3 Thus 10 bits for the index. The remainly bills form the tag 64-5-10 = 49 665 49 61ts for tag In conclusion Tag : 49 bits; Index-10bits. Offset : 56th

IF ID -- EX MEN WI