

1. Data forwarding alone can't satisfy here because by the time the first ALU instruction completes the second ALU ~~decode~~ step, the second ALU instruction is already in the first ALU step and so it's too late.

Considering this, a Nop between the 2 instructions, as well as data forwarding between the second ALU step and the decode step.

cc0	cc1	cc2	cc3	cc4	cc5	cc6	cc7	cc8
ADD x1, x2, x3	IF	ID	ALU1	ALU2	MEM	WB		
NOP								
ADD x5, x4, x1		IF	ID	ALU1	ALU2	MEM	WB	

2.

2.1. Hazards identified.

or x13, x12, x11

ld x10, 0(x13) Ex to 1st RAW Hazard

ld x11, 8(x13) Ex to 2nd RAW Hazard

add x12, x10, x11 MEM to 1st RAW [load-use-data] & MEM to 2nd Hazard

sub x13, x12, 16 Ex to 1st RAW Hazard

NOPS introduced to resolve Hazards

or x13, x12, x11

NOPS

NOPS

ld x10, 0(x13) Ex to 1st RAW Hazard resolution with 2NOPS

ld x11, 8(x13) Ex to 2nd RAW Hazard resolved as well from above 2NOPS

NOPS

NOPS.

2.2.1 (cont.)

add x12, x10, x11 MEM to 1st RAW (load-use-data) & MEM to 2nd Hazards  
 resolved with 2 NOPs.

NOPs  
 NOPs

subi x13, x12, 16 EX to 1st only RAW Hazard resolved with 2 NOPs

Yuqi Mao  
 page 2  
 problem: 2.

2.2

clock cycle	1	2	3	4	5	6	7	8	9	10
1	or	IF	ID	EX	MEM	WB				
2	ld		IF	ID	EX	MEM	WB			
3	ld		IF	ID	EX	MEM	WB			
4	nop									
5	add				IF	ID	EX	MEM	WB	
6	subi					IF	ID	EX	MEM	WB

mandatory NOP for which no forwarding solution possible: load-data-use

- (1) A = x B = x (no instruction in EX stage)
- (2) A = x B = x (no instruction in EX stage)
- (3) A = 0 B = 0 (both operands of the or instruction: x11, x12 come from RegFile)
- (4) A = 2 B = 0 (base (RS1) in first ld (x13) taken from EX/MEM of previous instruction)
- (5) A = 1 B = 0 (base (RS1) in second ld (x13) taken from EX/MEM/WB of previous instruction)
- (6) A = x B = x (no instruction EX stage because NOP introduced to resolve MEM to 1st)
- (7) A = 0 B = 1 (RS2 in the add instruction is x11 which is forwarded from MEM/WB of second ld. the result of the first ld (x10) has already been written into RegFile in CC6, so, no forwarding is needed for first operand)
- (8) A = 1 B = 0 (RS1 of subi instruction forwarded from EX/MEM of add instruction)

41 3.

$$\text{Miss rate} = 0.05$$

$$\text{Block size} = 2 \text{ words (8 bytes)}$$

$$\text{Frequency of memory operations from processor} = 10^9$$

$$\text{Frequency of writes from processor} = 0.25 \times 10^9$$

$$\text{read hits} = 0.75 \times 0.95 = 0.7125$$

$$\text{read misses} = 0.75 \times 0.05 = 0.0375$$

$$\text{write hits} = 0.25 \times 0.95 = 0.2375$$

$$\text{write misses} = 0.25 \times 0.05 = 0.0125$$

Bus transfers one word at a time.  
On average 30% blocks in cache have been modified  
(must be written back in the case of the write back cache)

Cache is write allocate

### 3.1 write through cache

1. On a read hit, there is no memory access
2. On a read miss, memory must send 2 words to the cache
3. On a write hit, the cache must send a word to memory
4. On a write miss, memory must send 2 words to the cache, and then the cache must send a word to memory.

$$\text{Average words transferred} = 0.7125 \times 0 + 0.0375 \times 2 + 0.2375 \times 1 + 0.0125 \times 3$$

$$= 0.35$$

$$\text{Average bandwidth used} = 0.35 \times 10^9$$

$$\text{Fraction of bandwidth used} = 0.35$$

### 3.2 write back cache

1. On a read hit there is no memory access
2. On a read miss: (a) If replaced line is modified then cache must send 2 words to memory and then memory must send 2 words to the cache (b) If the replaced line is clean then memory must send 2 words to cache
3. On a write hit there is no memory access
4. On a write miss: (a) If replaced line is modified the cache must send 2 words to memory and then the memory must send 2 words to the cache (b) If replaced line is clean then memory must send 2 words to cache.

$$\text{Average words transferred} = 0.7125 \times 0 + 0.0375 \times (0.7 \times 2 + 0.3 \times 4) + 0.2375 \times 0 + 0.0125 \times (0.7 \times 2 + 0.3 \times 4)$$

$$= 0.13$$

$$\text{Average bandwidth used} = 0.13 \times 10^9 \quad \text{Fraction of bandwidth used} = 0.13$$

Yuqi Mao

Page: 3

Problem: 3.

6. 4A.

1. The cache has  $2MB/8KB = 250 < 256$  rows.

There are  $256/4 = 64$  sets

So  $10y_2^{04} = 6 \text{ bits}$  Index =  $6 \text{ bits}$

2.  $8KB/\text{block} \rightarrow 2000 \text{ words/block} < 2^{11}$

Offset = 11 bits.

3. Tag =  $26 - 6 - 11 = 9 \text{ bits}$ .

Yuqi Mao

page 4

problem: 4

4B

compulsory misses

conflict misses

capacity misses

increasing number of  
size sets

no effect block  
size is constant

decreases more sets are  
available for data, so there  
is less of a chance for two  
ops to collide and evict  
one another

decreases capacity  
increases

increasing number of  
ways.

no effect block  
size is constant

decreases there are more  
ways available for data  
to be placed into

decreases capacity  
increases

increasing number of  
bytes per line

decreases more  
data is brought  
in on a given address

no effect associativity  
and number of sets is  
constant

decreases capacity  
increases

Average bandwidth used =  $0.13$   
 $= 0.13 \times 10^9$  Fraction of bandwidth used =  $0.13$

S-

A

Instructions / Program

CPI

Circuit complexity

- ① Decrease.  
The new instructions will replace any two-instruction sequence that accomplished the same such as  
ADD rs1, rs2, rd  
ADD rs3, rd, rd

- ② The same  
The ALU will perform the three-way addition in one cycle. Also a acceptable increase because more RAW

- ③ Increase  
Three-operand ALU is more complex than a two-operand one.

B

- ① The same  
No difference to instructions

- ② Increase  
All instructions now use the same ALU  
ALU operations now have to stall

- ③ Decrease  
Now there is one less adder / ALU cycle

C

- ① The same or ~~decrease~~  
if the more registers enable the compiler to avoid loads and stores, Decreases. Otherwise, the same

- ② The same  
Does not affect the actions of each instructions

- ③ Increase  
More registers complicate the register file.



Yuqi Mao  
Page - 6  
problem - 6.

6.1

I-Mem is read, two registers are read, and a register is written

$$140 + 2 \times 70 + 60 = 340 \text{ PJ}$$

6.2

$$140 + 2 \times 70 + 60 + 140 = 480 \text{ PJ}$$

6.3

$$140 + 2 \times 70 = 280 \text{ PJ.}$$