The first ALV instruction completes the second ALV seems step, the second ALV instruction is already in the first ALV instruction is already in the first ALV step and so its too late. Considering withis, a Nor between the 2 instructions as well as data forwarding between the second ALV step and the decode step.

ADD XI, X2, X3 IF ID AWI AW2 MEM WB

NOP

ADD X5, X4, XI

IF ID ALUI ALUZ MEM WB

2. 1. Hozards identified.

Or XI3, XI2, XII

Id XIO, O(XI3) EX to let RAW Hozard

Id XII, 8(XI3) Ex to 2nd RAW Hozard

add XI2, XIO, XII MEM to 1st RAW Cloud-Ne-dutas & MEM to 2nd the zorde

subi XI3, XI2 116 EX to 1st RAW Hozard

NO13 in troduced to resolve Hozards

Or XI3, XI2, XII

NO15

NO15

Ld XIO D(XIB.) Ex to 1st RAW Hozard resolution with 2400th

Id XIO, OCXIS) Ex to bet RAW Hozard resolved as well from above 2NOPS NOPS.

```
rugi Mao
     2.2.1 ( cont.)
                                                                       page 2
          add x12, x10,x11 MEM to 1st RAW[load-use-data] & MEM to 2nd Hazards
                                                                       Problem: 2.
                               restrestived with 2 NOPS.
          Nors
         NOIS
        subi x13, X12, 16
                         Ex to 1st only RAW Hozard resolved with 2NOPS
    2.2
            clock cycle
                              2 3 4 5
                         IF ID EX MEM WB
              or
             11
                              IF ID EX MEN WB
             10
                              IF ID EX MEM WB
                      mandatory Nop for which no formardly solution possible: load-deta-ac
            NOP
           add
    5
                                            IF ID EX MEN WB
           subj
                                                LF ID EX MEM WB
                       B=x choinstruction in Ex stage 1
    (1) A=x
                       B=x c no instruction in Ex stage,
   ( 4 A= X
                       13=0 (both operands of the or instruction: XII, x12 come from Reg File)
  131 A=0
                            chare (RSI) in first 12 (XI3) taken from EXIMEM of Majors instruction
  (4) A=2
                      B = 0 (base (RSI) insecond 12 (XB) taken from EXMEM/WB of previous incorrection)
  15) A=1
                      13-x and instruction Ex stage because NOP introduced to resque MEM to lst)
 VA=X
                           CRS 2 in the add instruction is XII which is torwarded from MEM/WB
                            of second 1d. the result of the first 1d ex10) has already been writen into
(7) A=0
                            Reg File in CCb, so, no forwarding is needed for thist operand,
(8) A=1
                           CRSI of substruction termorded from EX/MEM of add instruction)
```

Miss rate = 0.05

Block size = 2 words (8 bytes)

Frequency of memory operations from processor=10 Frequency of writes from processor = 0.25 x/0

read hits = 0.75x 0.95 = 0.7125

read misses = 0.75x 2005 = 0.0375.

WILE hit - 0 15 x 0.95 = 0.2175

3-1 write through cache

1. On a read hit, there uno manuny access

2. On a read mis memorymust sond 2 words to the cache

3. On a write hit, the cache must sent a word to manny

4 On a willemiss, memory must send 2 words to the cache, and then the cache must send

Yugi Mao

Page: 3 Problem = 3.

On averge 30% blocks in cade have been modify c yourt be writen back in the case of the work bodies

Bus transfers one word at a time

cach is write allocate

Average words transford = 0.7125 x0 + 0.0375 x2+ 0.275x1+ 0.0125x3 = 0.35.

Average band will the wed = 035x10 Fruction of bandwidth wed = 035

3.2 write back cache

1. on aread hit there is no memory acres

2. On a read miss. Off replaced line is modified then lacke must send 2 ways to memory and. then memory must send 2 words to the cache 3 It the replaced line is clean than memory.

3. On a write hit there is no money allow

4. On a write miss of the replaced line is modified the Cade must send 2 words to memory and then the memory must sent 2 words to the cache & it replaced line is clean than memory must send 2 words to cache

Average words transferred = 0.71 25 x 0 +0 0375 x(0.1/2+0.3x4) + 0.1375 x0+0.01/2/0.1/2+0.3x4)

Average bandwidth wed = 0.13x10 9 Fraction of bandwidth wed = 0.13.

write must = 0.25 x0.001 = 0.0125

6. 4A.

1. The cache has 2MB/8KB = 250 2256 Prow. Page 4

There are 25614 = 64 rets

So 10924 = 6 bits Index = 68645

2. 8 KB/block -> 2000 words/block < 2"

Offset = 11 bits.

3. Tag = 26-6-11 = 9 bits.

4B conflict muses compulsory misses copacity muses Ledeuses more sets are decrewes capacity no effect block increasing number of available for data, so there is least a chance for two ops to collide and evict size is constant increwer size jets one another increasing number of decreas there are more decreases capacity no effect block ways available for data ways size u constant to be placed into indeases increasing number of no effect associativity decreases capacity Lecreases more and number of sets is bytes per line data is brought inorewes in on a given ademy constant

Average bandwidth wed = 0.13. Fraction of bandwidth wed = 0.13.

Yugi Mao , CIrcult complexity CPI Page: 5 Instructions/ Program Proslemus a The same Decrease. Increase The ALV will Hopem The new instructors will the three-way addition. Three-operand ALV us replace any two-institution in one cycle. Also more complex than a sequence that accomplished they me, a complex increase two-operand one. two-operand one such as because more RAW! ADD 131,112,rd ADD rss, rd, rd

B No difference to instructions

2 Increase All instructions now we the same ALV ALV overations now have to stall Now there is one less adder/ALV yele

o the same or dead if the more registers enable the compiler to avoil loads and stores, Decreases. Otherwse, the same

The same Does not affect the actions of each instructions More registers compliance the register file ake Yugi Mao 6.1 Page - 6 I- Mem is read, two registas are read, and a register is written Problem: 6. 140 + 2×70+60 = 340 PJ 6.2 140 + 2×70+60+ 40 -480PJ 6.3 140 +2×70 = 280 PJ.