Problem 1 Yinhong Qin Page Solution: (i) hlt x6, XS, ELSE net ID: 492021 addi x6, x6, -1 ELSE: addi x5, X5, 1 (ii) bge xb, x5, ELSE addi xb, xo, o ELSE: oddi x5, x0,0 Problem 2: To swap 2 registers without using a third Solution: register, the assembly coole is x 6 add x5, x5, x6 // x5+x6 ХР Sub x6, x5, x6 // x5+x6 X5

> The corresponding C code is: X5 = X5 + X6;

Sub XI, XI, X6 // X6

XJ

x6 = x5 - x6;

X5 = X5 - X6;

Problem 3: Solutions:

Yinhong Qin Yqzozl Page Z

3.] and" is a R-Type instruction:

The energy consumption for single-cycle design:

Access Instruction memory: 140 pJ

Read 2 registers: 70 pJ x2 = 140 pJ

Write back to registers; bop J

140+140+60=340 pJ

Thus, the total energy consumption for a single-cycle design

and 'instruction is 340 pJ.

For a five-Stage pipelined design:

3,2 2 sw' is a S-Type instruction: The energy consumptions are:

Access Instruction memory: 140p7

Read 2 registers: 20p7 x2=140p7

Write data memory: 120p7

140+140+120=400p7

Thus the total energy required is 400p7

"beg" is a "SB-Type" instruction: Yinhong Qin 1502 px The total energy consumption is: page 3 Access Instruction memory: 140p7 Rend 2 registers: 2 x 70 pJ = 140 pJ There is no Register write or Data memory write. Thus the total energy required is 140 + 140 = 280pJ Problem 4: So lution: 4.1 & 4.2 We need to use both bubbles and data forwarding here to resolve the data hazard here. Original pipeline (We use EX-1 and EX-2 to express 2-cycles ALU) p add x1, x2, x3 IF ID EX-1 EX-2 MEM WB add XI, X4, XI IF ID EX-1 EX-2 MEM WB If we only use data forwarding, once the first "EX_2" give the result, the = Ex-1" of 2nd instruction is done which is too late. Thus we also need a bubble / NOP between these 2 instructions Thus, we can have 1 CCP CC1 CC2 (C3 CC4 cc6 cc7 cc8 CLS EX-2 Horwarding WB EXadd x1, x2, x3 If ID NOP JEX-1 EX-2 MEM WB add x5, x4, x1 ID IF

Problem 5: Solution? Yinhong Rin Assume the multicycle processor has clata forwarding yg 2021 Unit and data hazard eletection unit. Page 4 The first few cycles addi so, zero, 5 IF ID EX MEM WB LI: bge Zero, so, vone IF ID JEX MEM WB addiso, so, - IF ID EX MEM WE IF ID EX, MEM NB JLI IF ID EX MEN WB bge zero, so, Done ZF ZD EX MEM WB addi 50,50,-1 LF LD EX, MEN WB J LI IF ZD EX MEM WB bge zero, so, Doge Thus, the total cycles this program needed is 17 the total munber of instructions is: 16 Thus, the CPZ is: 17 = 1.0625 Cycle 1 cycle 2 cycle 3 cycle4 cycles Problem 6 WB MEM IF ID EX Xor 51,52,53

mem WB EX ZP ID addi 50,53, 4 WB MEM ĒΧ (w s3, 66 (57) ZU ZF MEM WB X ZD EX MEM WB IF 54, 20(51) SW ZD ZF f2,50,51

Problem 6 (continued)

i. In the fifth cycle,

The instruction memory, register 57 , are being read.

The register 53 is being written

Problem 7:

Selution:

Hazard 1: when 'ld" access XII, its value hasn't been updated.


To resolve this, add 2 NOPs between "or" and "ld"

Hozard 2: nhen 'add' accesses XII, its value hasn't been updated.

To resolve this, add 2 Nops between "Id" and "add"

[Mazord]: when "subi" access X12, its value hasn't been applated

To resolve this, add 2 NOPs between "add" and 'sub."



,	Cyclel	lycle z	(yele)	Cycle4	lycles	Cycleb	Cycle 7
1 00	7.7	IP	EX.	MEM	WB		
2 (1		ZŦ	ID	EX	MEM	MB	
3 (1			27	ZD	Ex	mem,	NB
4 add				77	# 17 #	ZV ZV	TEX
5 Sub	i			Stall	-1°	10 ZF	ex ZD

In cycle 4, Forward A = 10

In cycle 6, Forward B = 01

In cycle, Forward =

Problem 8:	. Nogram	CPI	Circuit
(lation?	Instructions per program Nocceauxe. Because this		Complexity
) 5 (00	Decrease. Because this 3-operand ALV could combine	In crease. May couse more hazards and	Increuse Add I more ALV
A	2 add" into I millacti	Intreme 1.0 4	
	No effect	Increase. Because there are more stalls happens	Decreuse Only need 1 ALU
B	Do not affect the # of instruction	in this only ALV.	Increase
	No effect	100 effect	Need extra hardine
	No effect Will not influence the # of instructions		Need extra hardnesse to support 64 register