



UNIVERSITY OF COLOMBO, SRI LANKA



UNIVERSITY OF COLOMBO SCHOOL OF COMPUTING

DEGREE OF BACHELOR OF INFORMATION TECHNOLOGY (EXTERNAL)

Academic Year 2012/2013 – 3rd Year Examination – Semester 5

IT5304: Computer Systems II Structured Question Paper

17th March, 2013 (TWO HOURS)

To be completed by th	e candid	late	
BIT Examination	Index	No:	

Important Instructions:

- •The duration of the paper is 2 (Two) hours.
- •The medium of instruction and questions is English.
- •This paper has 4 questions and 15 pages.
- •Answer all 4 questions. (All questions do not carry equal marks).
- •Write your answers in English using the space provided in this question paper.
- •Do not tear off any part of this answer book.
- •Under no circumstances may this book, used or unused, be removed from the Examination Hall by a candidate.
- •Note that questions appear on both sides of the paper.

 If a page is not printed, please inform the supervisor immediately.
- •Non-programmable Calculators may be used.

Questions Answered

Indicate by a cross (x), (e.g. X) the numbers of the questions answered.

	Ç	Question	number	'S	
To be completed by the candidate by marking a cross (x).	1	2	3	4	
To be completed by the examiners:					

1	Index	No.								
ı	naex	INO:	 	 						

1) (a) Write down the truth table for a 1 bit full adder with inputs a, b and C_{in} , and outputs Sum and C_{out} , where C_{in} is carry in and C_{out} is carry out.

(4 marks)

<u>AN</u>	SWER II	N THIS BO	X		
a	b	C _{fm}	Sum	Cout	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

(b) Obtain the simplified Boolean expression for Sum in terms of a, b, C_{in}.

(3 marks)

	· -		/
ANSWER IN THIS BOX			
$Sum = \overline{a}. \ \overline{b}.C_{in} + \overline{a}.b.\overline{C}_{in} + a.\overline{b}.\overline{C}_{in} + a.b.C_{in}$		 	
$= C_{in} \left(\overline{a \oplus b} \right) + \overline{C}_{in} \left(a \oplus b \right)$			
$=(a \oplus b) \oplus C_{in}$		 	

(c) Obtain the simplified Boolean expression for C_{out} in terms of a, b, $C_{\text{in}}.$

(3 marks)


ANSWER IN THIS BOX
$$C_{out} = \overline{a}.b.C_{in} + a.\overline{b}.C_{in} + a.b.\overline{C}_{in} + a.b.C_{in}$$

$$= a.b + C_{in} (a \oplus b)$$

Index	No.									
HILIEA	INU.	 -	 			 	_	_	_	

(d) Now consider a 2 bit full adder with inputs (a_1a_0) and (b_1b_0) where a_0 and b_0 are least significant bits in each 2-bit word. Initial carry in is $(C_{in0}=0)$, overall carry out is C_{out1} and the intermediate carries are C_{out0} and C_{in1} . Draw a block diagram for the 2 bit adder consisting of two interconnected 1 bit adders. Clearly show all the inputs, outputs and their interconnections.

(5 marks)



(e) Considering all of the above, express the 2 bit adder overall carry out, C_{out1} as a function of (a_1a_0) and (b_1b_0) only.

(7 marks)

	()
ANSWER IN THIS BOX	
$C_{our1} = a_1.b_1 + C_{in1}(a_1 \oplus b_1)$	
$= a_1.b_1 + C_{out0} (a_1 \oplus b_1)$	
Where $C_{out0} = a_0 \cdot b_0 + C_{in0} (a_0 \oplus b_0)$	
$=a_0b_0$	
$\therefore C_{out1} = a_1.b_1 + (a_1 \oplus b_1).a_0.b_0$	

	Index No:
Which one of the implementations of the two bit when adding two n-bit numbers? Explain.	full adder, (d) or (e) would be more efficien (3 marks
ANSWER IN THIS BOX	,
(e) is more efficient.	
Ripple carry effect is not present in (e) unlike in (d), and hence instantaneous addition of n-bit
number possible in (e)	
Write down a simple routine in generic high levelement <i>max</i> , in an array of integers <i>array</i> [110]	el language constructs to find the maximun
element max , in an array of integers $array[110]$	(6 marks)
ANSWER IN THIS BOX	
Max = array [1];	
Max = array [1]; for ($i=2$; $i \le 10$; $i++$)	
Max = array [1];	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	
$Max = array [1];$ for (i=2; i \le 10; i++) $ If (array [i] > max) then max = array [i]; $	

2)

Index	No:	 		_	 _	_	 _	_	_	

(b) Now, assuming a standard RISC instruction set (chosen from instructions given below), encode the routine of (a) and write down the most compact RISC machine language code that corresponds to (a). Assume, that the array array[1..10] of 4 byte integers is stored starting at memory location 5000, and max is to be stored at memory location 8000. Assume R_0 =0 always.

Typical RISC instructions: load - LD, store - ST, add - ADD, add immediate - ADDI, subtract immediate - SUBI, subtract - SUB, branch if less than zero - BLE, branch if greater than zero-BGT, branch if not equal to zero - BNE


(12 marks)

	(12 mai ks)
ANSWER IN THIS BOX	
LD R ₁ , 5000 [R ₀]	
ADDI R ₂ , R ₀ , #10	
$ADD R_3, R_0, R_0$	
Label 1: LD R ₄ , 5004 [R ₃]	
SUB R5, R4, R1	
BLE label 2	
ADD R ₁ , R ₄ , R ₀	
Label 2 : ADDI R ₃ , R ₃ , # 4	
SUBI R ₂ , R ₂ , # 1	
BGT label 1	
ST 8000 [R ₀], R ₁	

Index	No:	 								

(c) Draw a typical 5-stage RISC instruction pipeline, clearly identifying all stages. Circle all stages that refer to memory.

(3 marks)



(d) The processor of a computer system generates a 48 bit virtual address which is translated into a 32 bit physical address. The virtual memory is paged with 512kbyte pages and the cache is 1Mbyte and fully associative with a block size (cache line) of 256 bytes. CPU word length is 32 bits.

(9 marks)

(i) In the page table how many bits of the virtual address are mapped into how many bits of the physical address?

ANSWER IN THIS BOX							
In page table, $(48 - 19) = 29$ most significant virtual address are mapped to $(32 - 19) = 13$ most							
Significant bits of physical address							

(ii) How many cache blocks are there in the cache?

4	\N	SW	ER	IN	TH	IS	BO	<u>K</u>											
1		4 * 25	10: 6	24	= 4(096	cac	he l	loci	ks	 								

	Index No:
(iii	How many bits are there in the tag field of each cache block?
ſ	ANSWER IN THIS BOX
i.	tag = (32 - 8) bits
	= 24 bits Since 32 bit physical address & 8 bits for block identification.
ŀ	
L	
	e whether each of the following statements is/are true. If false, explain in at most one sentence,
ie i	rue position. (20 marks)
(i)	Processor architects can attempt to improve the Instructions per Second (IPS) rate of the processor by increasing the Cycles per Instruction (CPI) while keeping the clock rate fixed.
	ANSWER IN THIS BOX
ŀ	False
ŀ	IPS can be improved by lowering CPI, while keeping clock rate fixed.
ŀ	
L	
(ii)	The emergence of multicore architectures is fuelled by as much as the developments in VLSI densities as much to the limitations of instruction level parallelism.
	ANSWER IN THIS BOX
	True

(iii) A pure CISC architecture based processor will have a l to a RISC architecture if it were to run in a context swite hypervisor.

ANGWED IN THIS BOY

3)

ANSWER IN THIS BUX
False
CISC will have a better performance since there is less number of requests to save in context
switch and memory transfers are efficient.

Index	No:	 		_	 _	_	 _	_	_	

(iv)An ideal single instruc	ction pipeline aims at a CPI of less than 1.
ANSWER IN THIS	BOX
False	
Single instruction Pipelin	ne attempts a CPI → I
(v) An arithmetic except switch.	ion occurring in an instruction pipeline is likely to cause a context
ANSWER IN THIS	BOX
False	
It will cause a trap instru	ction to be executed by the OS kernel
•	er's (BTB) sole purpose is to predict the most likely jump address that hazards in an instruction pipeline.
ANSWER IN THIS	BOX
True	
	al caches are the fast memories found within a processor; but whereas both instructions and data, registers can only contain data that bles.
ANSWER IN THIS	BOX
True	
(viii) In case of a cache fault.	miss, the main memory is referred, which in turn could cause a page
ANSWER IN THIS	BOX
True	
i	

Index No:
(ix) Under certain program behaviours, a fully associative cache organization would cause frequent swapping of blocks compared to direct mapped caches.
ANSWER IN THIS BOX
False
A direct mapped organization could cause frequent swapping of block.
x) According to Amdahl's law, only tasks with 50% or higher inherent parallelism can achieve a speed up of 2.0 or above when running on a 32 processor cluster.
ANSWER IN THIS BOX
True
xi) Simultaneous multithreading (SMT) or hyperthreading (HT) attempts to minimize context switching overhead while at the same time maximizing the instruction throughput.
ANSWER IN THIS BOX
True
(xii) Structural hazards in instruction pipelines can be minimized by arithmetic bypassing.
ANSWER IN THIS BOX
False
Data hazards can be minimized by arithmetic bypassing

Index No:	
(xiii) Constant length instructions characteristic of RISC instructions enable the pre-fetchir multiple instructions without the need for waiting for decoding of each instruction.	ng of
ANSWER IN THIS BOX	
True	
xiv) A 2.4GHz processor with a CPI ratio of 0.3 will be able to deliver a maximum throug of 8000 MIPS.	hput
ANSWER IN THIS BOX	
True	
(xv) CISC arithmetic and logic instructions do not have arguments that refer to mer locations.	nory
ANSWER IN THIS BOX	
False	
They (CISC) do have arithmetic /logic instructions that refer to memory	
(a) Draw a three state, state transition diagram for a multi-tasking kernel showing the prostates and the transitions suitably labelled.	
ANSWED IN THIS BOY	rks)
ANSWER IN THIS BOX	

4)

State giving reasons the possible outcomes of the following	g C code fragment.
#include <stdio.h></stdio.h>	
main()	
{	
int x;	
x = fork();	
if(x==0)	
execlp("/bin/date", "date", NULL);	
else	
$if(x>0)$ {	
wait(NULL);	
<pre>printf("Child complete\n");</pre>	
}	
else	
else printf("Fork returned error code; no child\n");	
else	
else printf("Fork returned error code; no child\n");	(7 ma
else printf("Fork returned error code; no child\n"); }	(7 ma
else printf("Fork returned error code; no child\n"); }	(7 ma
else printf("Fork returned error code; no child\n"); }	(7 ma
else printf("Fork returned error code; no child\n"); }	(7 ma
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n"); }	(7 ma
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n"); }	
else printf("Fork returned error code; no child\n");	

	vide a corrected version that satisfies the mutual exclusion property.
,	Code for D1.
	Code for P1:
(do {
	signal(mutex);
	// critical section
	wait(mutex); // remainder section
	} while (TRUE);
(Code for P2:
	do {
	wait(mutex);
	// critical section
	signal(mutex);
	// remainder section
,	} while (TRUE);
1	Note:
	The definition of wait() is as follows:
1	wait(S) {
	while $S \le 0$
	; // no-op
	S;
,	The definition of signal() is as follows:
	$signal(S)$ {
	S++;
	<i></i>
	(5 ma
ANSV	VER IN THIS BOX

ı							
	ther the follo					lain why.	(10 mar
	ther the follo					lain why.	(10 mai
(i) The effe		nt page mov				lain why.	(10 mai
(i) The effe	ect of freque	nt page mov				lain why.	(10 mai
(i) The effe	ect of freque	nt page mov				lain why.	(10 mai
(i) The effe	ect of freque	nt page mov				lain why.	(10 mai
(i) The effe	ect of freque	nt page mov				lain why.	(10 mai
(i) The effe	ect of freque	nt page mov				lain why.	(10 mai
(i) The effe	ect of freque	nt page mov				lain why.	(10 mai
(i) The effe	ect of freque	nt page mov	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque R IN THIS	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque R IN THIS	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque R IN THIS	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque R IN THIS	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque R IN THIS	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 ma)
(i) The effe	ect of freque R IN THIS	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque R IN THIS	BOX s occurs due	rement is c	alled thrashi	ng.	lain why.	(10 mai
(i) The effe	ect of freque R IN THIS	BOX Coccurs due	to lack of	swap memo	ry.		

	vent of a page fault, the executing process is moved to the "blocked process queuocess from the "ready to run process queue" is fetched.
ANSW	IER IN THIS BOX
	sks have strict time bounds, non-preemptive process scheduling is preferred.
ANSW	<u>IER IN THIS BOX</u>
	vent of a context switch, the page table of the running process is saved on Control Block (PCB).
ANSW	ER IN THIS BOX
(vii) The ma size is 2	eximum file size that can be represented by a FAT32 system with a 512 byte block TB.
ANSW	ER IN THIS BOX

(viii) Index-based file block allocation allows less efficient use of disk space compared to the FAT system.

	Index No:
ANSWER IN THIS BOX	
(ix) A Least Recently Used (LRU) page replacement algoassistance.	orithm does not require hardware
ANSWER IN THIS BOX	
(x) At boot time, the operating system probes the har	
devices and installs the corresponding interrupt hand ANSWER IN THIS BOX	llers into the interrupt vector.
