



UNIVERSITY OF COLOMBO, SRI LANKA



UNIVERSITY OF COLOMBO SCHOOL OF COMPUTING

DEGREE OF BACHELOR OF INFORMATION TECHNOLOGY Academic Year 2009/2010 – 3rd Year Examination – Semester 6

IT6503: Computer Systems II Structured Question Paper

01st August, 2010 (TWO HOURS)

To be completed by t	he candidate	
BIT Examination	Index No:	

Important Instructions:

- The duration of the paper is **2 (Two) hours**.
- The medium of instruction and questions is English.
- This paper has 4 questions and 11 pages.
- Answer all 4 questions.
- Write your answers in English using the space provided in this question paper.
- Do not tear off any part of this answer book.
- Under no circumstances may this book, used or unused, be removed from the Examination Hall by a candidate.
- Note that questions appear on both sides of the paper. If a page is not printed, please
 inform the supervisor immediately.

Questions Answ	31 E	zu

Indicate by a cross (x), (e.g | X)) the numbers of the questions answered.

To be completed by the candidate by marking a cross (x).	1	2	3	4	
To be completed by the examiners:					

1) (a) Write down the truth table for a 1-bit comparator that compares bits \mathbf{a}_0 and \mathbf{b}_0 and generates an output 1 if $\mathbf{a}_0 > \mathbf{b}_0$.

(2 Marks)

ANSWE	R IN THIS B	<u>ox</u>		(2 Number
	$\mathbf{a_0}$	$\mathbf{b_0}$	out	
	0	0	0	
	0	1	0	
	1	0	1	
	1	1	0	

(b) Similarly write an expression for equality detection that generates an output 1 if $\mathbf{a}_0 = \mathbf{b}_0$.

(2 Marks)

ANSWER	R IN THIS BO	X		(2 Marks)
	$\mathbf{a_0}$	$\mathbf{b_0}$	out	
	0	0	1	_
	0	1	0	
	1	0	0	
	1	1	1	

(c) Write down the Boolean expression for (a).

(3 Marks)

<u>ANS</u>	WER	IN TH	iis B	<u>XC</u>				
out	$= \alpha_0$, . b _o			 	 	 	

(d) Write down the Boolean expression for (b).

(3 Marks)

ANSWER IN THIS BOX	
$out = \bar{a}_0 \cdot \bar{b}_0 + a_0 \cdot b_0$	
$= \overline{(a_0 \oplus b_0)}$	

	(7 Ma
ANSWER IN THIS BO	<u>X</u>
$a_1 \cdot a_0 > b_1 \cdot b_0$	
\Rightarrow $(a_1 > b_1) +$	$(a_1 = b_1) \cdot (a_0 > b_0)$
$\Rightarrow a_1 \cdot \overline{b}_1 + \overline{(a_1)}$	\oplus b_1) $\cdot (a_0 \cdot \overline{b}_0)$
l .	
sing the results above or othe	rwise, derive the Boolean expression for the 'greater than'
	rwise, derive the Boolean expression for the 'greater than' (8 Ma
	(8 Ma
nction for a 3-bit comparator.	(8 Ma
ANSWER IN THIS BO	(8 Ma
nction for a 3-bit comparator. ANSWER IN THIS BO $a_2 \ a_1 \ a_0 > b_2 \ b_1 \ b$	(8 Ma
nction for a 3-bit comparator. ANSWER IN THIS BO $a_2 \ a_1 \ a_0 > b_2 \ b_1 \ b$	(8 Ma
nction for a 3-bit comparator. ANSWER IN THIS BO $a_2 \ a_1 \ a_0 > b_2 \ b_1 \ b$ \Rightarrow $(a_2 > b_2) + (a_2 = b)$	$\frac{\mathbf{x}}{\mathbf{x}}$ \mathbf{a}_{2} \mathbf{a}_{2} \mathbf{a}_{3} \mathbf{a}_{4} \mathbf{a}_{5} \mathbf{a}_{5} \mathbf{a}_{1} \mathbf{a}_{2} \mathbf{a}_{2} \mathbf{a}_{3} \mathbf{a}_{4} \mathbf{a}_{5} \mathbf{a}_{1} \mathbf{a}_{2} \mathbf{a}_{2} \mathbf{a}_{1} \mathbf{a}_{2} \mathbf{a}_{3} \mathbf{a}_{4} \mathbf{a}_{5} \mathbf{a}_{1} \mathbf{a}_{1} \mathbf{a}_{2} \mathbf{a}_{2}
nction for a 3-bit comparator. ANSWER IN THIS BO $a_2 \ a_1 \ a_0 > b_2 \ b_1 \ b$ \Rightarrow $(a_2 > b_2) + (a_2 = b)$	(8 Ma

2 (a) State whether each of the following statements is *true* or *false*.

(7 Marks)

Statement	True / False
(i) RISC processors have a comparatively small internal register file.	F
(ii) CISC machine instructions generate compact binary code.	T
(iii)RISC arithmetic and logic instructions do not have arguments that refer to memory locations.	Т
(iv)Application code which has numerous systems calls when compiled on to a RISC processor will perform better than that over a CISC.	F
(v) Compiler design for RISC processors is relatively simpler than that for CISC.	F
(vi)RISC machine instructions are easily pipeline-able than CISC.	T
(vii) Stack processor architectures depend on FIFO memory for their execution.	F

(b) Consider the following c code fragment.

```
sum = 0;
for (i = 0; i < 10; i ++)
    sum = sum + a[i];</pre>
```

Assume the array a[] is stored at memory location 1000 and the sum is to be stored at memory location 2000.

Write down the most compact RISC (load/store) code corresponding to the above, starting at memory location 5000. You may use the well known generic RISC instructions.

(6 Marks)

ANSWER II	N THIS	во	X			
	5000	:	ADDI	R_1, R_0	# 0	
	5001	:	ADDI	R_4, R_0	# 0	
label	5002	:	ADD	R_2, R_0	# 40	
	5003	:	LD	R_3 , $1000[R_1]$		
	5004	:	ADD	R_4 , R_4 , R_3		
	5005	:	ADDI	R_1, R_1	# 4	
	5006	:	SUBI	R_2, R_2	# 4	
	5007	:	BNEQZ	R ₂ , label		
	5008	:	ST	$2000[R_0], R_4$		


NSWE	ER IN THIS BOX	(3 N
Localit	ty n ₀ reference - Spatial & Tempora	al
Spatia	l: - Once a memory access in made accessed	e, near locations will allow to be
Tempo	oral: - Once a memory access in m a high probability gain.	ade, same location will be accessed
function	politics of the virtual memory page to	while and the Lil or Lil agahe memory a
	onalities of the virtual memory page ta which ways are they similar?	able and the L1 or L2 cache memory at
ilar. In		able and the L1 or L2 cache memory at (3 M
ilar. In	which ways are they similar?	
ilar. In	which ways are they similar?	
ilar. In	which ways are they similar?	(3 N
NSWE	which ways are they similar? ER IN THIS BOX Virtual memory Page table	Cache memory Can be one of 3-types,

- (e) The processor of a computer system generates a 40 bit (byte addressed) virtual address which is translated into a 30 bit (byte addressed) real address. The virtual memory is paged with 128Kbyte pages. The cache which is 512Kbytes is direct mapped with a block size of 1Kbytes. The cache is required to recognize a 4 byte CPU word. The CPU address is labelled A0 to A39 with A0 being the LSB.
 - i Which address bits are unaffected by virtual to real translation, i.e. which address bits are used to identify the page offset?
 - ii Which address bits are needed to exactly match a cache block?
 - iii Which address bits are used to recognize a word within a cache block?

(6 Marks)


	(0.17)	viai Koj
ANSWE	ER IN THIS BOX	
((i) $A_0 - A_{16}$	
	(ii) A ₁₉ – A ₂₉	
	(iii)A ₂ – A ₉	

3) (a) Draw the diagram of a typical 5-stage RISC instruction pipeline identifying each stage. Clearly mark the stage(s) where memory access is made.



(b) Consider the following RISC code fragment executing on a 5-stage pipeline. Draw a space-time diagram and show all the possible instances of data hazards.

(4 Marks)



(c) Define IPS (Instructions Per Second) of a CPU as a function of CPI (Cycles Per Second) and the clock rate.

(4 Marks)

$$IPS = \frac{Instructions}{sec}$$

$$= \frac{cycles}{sec} \times \frac{Instructions}{cycles}$$

$$IPS = clock rate ÷ CPI$$

(A`) Instruction	ninelining	attemnts to	achieve a	CPI of 1
١	u) msu ucuon	programming	attempts to	acineve a	Cri oi i.

i) State two impediments (i.e., barriers) against realizing this objective in instruction pipelining.

(3 Marks)

ANSWER IN THIS BOX

Unequal stage delays, especially during memory access stages

(cache vs. main memory) or due to cache miss / page faults,

"Branch" instructional caching prediction faults

ii) How could the CPI be lowered further?

(3 Marks)

ANSWER IN THIS BOX

By "parallel instruction issues"

i.e. – super scaling

- (e) Amdahl's Law expresses the performance of parallel applications on MIMD processors as $s = n/\{1 + \alpha(n-1)\}$ where s is the speed up, n is the number of processors and α is the fraction of the task which is inherently serial.
 - i) Explain the behavior of Amdahl's Law for $\alpha = 0$ and $\alpha = 1$.

(3 Marks)

ANSWER IN THIS BOX

Amdahl:
$$S = \frac{n}{1 + \alpha (n-1)}$$

$$\alpha = 0 \implies S = n$$

$$\alpha = 1 \Rightarrow S = 1$$

ii) Interpret the above results in terms of practical implications for parallel algorithm design on MIMD processors

(3 Marks)

ANSWER IN THIS BOX

If By $\alpha = 0$, the task is totally parallel. Hence it is very good.

There is an n times speedup improvement over SISD.

Otherwise, if task is totally serial, $\alpha = 1$, then no use at all.

	cions using a diagram.	(4
<u>A</u>	NSWER IN THIS BOX	
	Process states:	
	Running: Instructions of process are being executed.	
	Waiting: The process is waiting for some event to occur (such as an I/O completion or reception of a signal)	
	Ready: The process is waiting to be assigned to a processor.	
	Terminated: The process has finished execution.	
hat	is the outcome of the following C code fragment? int ref_id;	
	<pre>ref_id = fork();</pre>	
	<pre>printf("Hello world");</pre>	
<u>A</u>	NSWER IN THIS BOX	(3
	refid is defined to be an integer.	
	A new process is created through fork. Thus, there will be processes now. Each process will have its own refid variable an return value from the fork function will be placed in refid parent process will get the process id of the child as its refid and the child will get 0 as his refid value.	d th . Th
	Since there are two processes being run from the fork	poi

Briefly outline the technique of process scheduling based on priority. (3 Marks)
ANSWER IN THIS BOX
A priority is associated with each process and the CPU is allocated to
the process with the highest priority. Equal priority processes may
be scheduled in the FCFS order.
Starvation" is a problem associated with a priority based process scheduling mechanism. Briefly outline the starvation problem. (1 Mark)
ANSWER IN THIS BOX
Some low-priority processes will never get the chance to run.
Give a solution that operating systems use to solve the starvation problem. (3 Marks ANSWER IN THIS BOX
The solution is called ''aging''. Here the priority is gradually
increased in the processes that wait in the system for a long time.
ne operating system maintains a copy of the page table for each process." xplain the use of such a copy. (3 Marks)
ANSWER IN THIS BOX
The copy is used to translate logical addresses to physical addresses
whenever the operating system must map a logical address to a
physical address manually. It is also used by the CPU dispatcher to

		(2 Ma
ANSWER IN	THIS BOX	
This assoc	ciates with each page, the time when that page	was brought
	ory. When a page must be replaced, the oldest	· · · · · · · · · · · · · · · · · · ·
mto mem	ory. When a page must be replaced, the oldest	page is chosen.
	rence string 7,0,1,2,0,3 illustrate the FIFO page replace frames. Assume that the three frames are initially expressions.	_
		(3 Ma
ANSWER IN	THIS BOX	
	Frame contents	
7: 0:	7,-,-	
1:	7,0,- 7,0,1	
2:	2,0,1	
/\.	2.0.1	
0: 3:	2,0,1 2,3,1	
3:	2,0,1	
Describe briefly	2,0,1 2,3,1 The performance of the FIFO page replacement police	ey. (3 Ma
Describe briefly ANSWER IN	2,0,1 2,3,1 the performance of the FIFO page replacement police THIS BOX	(3 Ma
Describe briefly ANSWER IN Performa	2,0,1 2,3,1 The performance of the FIFO page replacement police THIS BOX ance is not always good because the page to	(3 Ma
Describe briefly ANSWER IN Performa	2,0,1 2,3,1 the performance of the FIFO page replacement police THIS BOX	(3 Ma
Describe briefly ANSWER IN Performa (although	2,0,1 2,3,1 The performance of the FIFO page replacement police THIS BOX ance is not always good because the page to	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma
Describe briefly ANSWER IN Performa (although	the performance of the FIFO page replacement police THIS BOX ance is not always good because the page to the is the oldest one that came into memory) of	(3 Ma

(e) i) Explain the "First-In-First-Out (FIFO)" page replacement policy.